- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17026 > CDB5381 (Cirrus Logic Inc)BOARD EVAL FOR CS5381 192KHZ ADC PDF資料下載
參數(shù)資料
| 型號： | CDB5381 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR CS5381 192KHZ ADC |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 6.1 Vpp |
| 在以下條件下的電源（標準）： | 360mW @ 5V |
| 工作溫度： | -10°C ~ 70°C |
| 已用 IC / 零件： | CS5381 |
| 已供物品： | 板，CD |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | CS5381-KZZR-ND - IC ADC AUD 120DB 192KHZ 24-TSSOP CS5381-KSZR-ND - IC ADC AUD 120DB 192KHZ 24-SOIC 598-1092-5-ND - IC ADC AUD 120DB 192KHZ 24-TSSOP 598-1091-5-ND - IC ADC AUD 120DB 192KHZ 24-SOIC |
| 其它名稱： | 598-1008 |
IDT / ICS 3.3V, 2.5V LVPECL CLOCK GENERATOR
8
ICS843031AG-01 REV. A NOVEMBER 11, 2008
ICS843031-01
FEMTOCLOCKS CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR
LVCMOS TO XTAL INTERFACE
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram is
shown in
Figure 3. The XTAL_OUT pin can be left floating. The
input edge rate can be as slow as 10ns. For LVCMOS inputs, it is
recommended that the amplitude be reduced from full swing to
half swing in order to prevent signal interference with the power
rail and to reduce noise. This configuration requires that the output
FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE
impedance of the driver (Ro) plus the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination
at the crystal input will attenuate the signal in half. This can be
done in one of two ways. First, R1 and R2 in parallel should equal
the transmission line impedance. For most 50
Ω applications, R1
and R2 can be 100
Ω. This can also be accomplished by removing
R1 and making R2 50
Ω.
R2
Zo = 50
VDD
Ro
Zo = Ro + Rs
R1
VDD
XTAL_IN
XTAL_OUT
.1uf
Rs
TERMINATION FOR 3.3V LVPECL OUTPUTS
The clock layout topology shown below is a typical termination
for LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must be
used for functionality. These outputs are designed to drive 50
Ω
FIGURE 4B. LVPECL OUTPUT TERMINATION
FIGURE 4A. LVPECL OUTPUT TERMINATION
transmission lines. Matched impedance techniques should be
used to maximize operating frequency and minimize signal dis-
tortion.
Figures 4A and 4B show two different layouts which are
recommended only as guidelines. Other suitable clock layouts
may exist and it would be recommended that the board design-
ers simulate to guarantee compatibility across all printed circuit
and clock component process variations.
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210490345 | CABLE JUMPER 1.25MM .051M 28POS |
| AD9252-50EBZ | BOARD EVALUATION FOR AD9252 |
| VE-2WZ-EX | CONVERTER MOD DC/DC 2V 30W |
| VE-2WZ-EW | CONVERTER MOD DC/DC 2V 40W |
| ECE-V1JA330P | CAP ALUM 33UF 63V 20% SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB5394 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:117 DB 48KHZ AUDIO A/D CONVERTER |
| CDB5396 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:120 dB, 96 kHZ Audio A/D Converter |
| CDB5397 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:120 dB, 96 kHZ Audio A/D Converter |
| CDB53L21 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd Low PWR Stereo ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB53L30 | 制造商:Cirrus Logic 功能描述:EVAL BD - 4 MIC ADC - Boxed Product (Development Kits) 制造商:Cirrus Logic 功能描述:EVAL BOARD, MIC ADC, CS53L30; Silicon Manufacturer:Cirrus Logic; Silicon Core Number:CS53L30; Kit Application Type:Data Converter; Application Sub Type:Microphone; Kit Contents:Board, Guide |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。