參數(shù)資料
型號: CDB4398
廠商: Cirrus Logic Inc
文件頁數(shù): 18/46頁
文件大小: 0K
描述: BOARD EVAL FOR CS4398 DAC
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 2
位數(shù): 24
采樣率(每秒): 192k
數(shù)據(jù)接口: I²C,SPI?
DAC 型: 電壓
工作溫度: -10°C ~ 70°C
已供物品: 板,線纜
已用 IC / 零件: CS4398
產(chǎn)品目錄頁面: 757 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: 598-1067-5-ND - IC DAC 120DB 192KHZ W/VC 28TSSOP
其它名稱: 598-1155
DS568F1
25
CS4398
5. CONTROL PORT INTERFACE
The Control Port is used to load all the internal settings. The operation of the Control Port may be completely asyn-
chronous with the audio sample rate. However, to avoid potential interference problems, the Control Port pins should
remain static if no operation is required.
5.1
Memory Address Pointer (MAP)
5.1.1
Memory Address Pointer (MAP) Register Detail
5.1.2
INCR (Auto Map Increment Enable)
Default = ‘0’
0 - Disabled, the MAP will stay constant for successive writes
1 - Enabled, the MAP will auto increment after each byte is written, allowing block reads or writes of suc-
cessive registers
5.1.3
MAP3-0 (Memory Address Pointer)
Default = ‘0000’
5.2
Enabling the Control Port
On the CS4398, the Control Port pins are shared with Stand-Alone configuration pins. To enable the Control
Port, the user must set the CPEN bit. This is done by performing an IC or SPI write. Once the Control Port
is enabled, these pins are dedicated to Control Port functionality.
To prevent audible artifacts, the CPEN bit (see Section 7) should be set prior to the completion of the Stand-
Alone power-up sequence, approximately 218 MCLK cycles. Setting this bit halts the stand-alone power-up
sequence and initializes the Control Port to its default settings. Note, the CPEN bit can be set any time after
RST goes high; however, setting this bit after the stand-alone power-up sequence has completed can cause
audible artifacts.
5.3
Format Selection
The Control Port has two formats: SPI and IC, with the CS4398 operating as a slave device.
If IC operation is desired, AD0/CS should be tied to VLC or GND. If the CS4398 ever detects a high-to-low
transition on AD0/CS after power-up, SPI format will automatically be selected.
5.4
IC Format
In IC Format, SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL,
with a clock-to-data relationship as shown in Figure 14. The receiving device should send an acknowledge
(ACK) after each byte received. There is no CS pin. Pins AD0 and AD1 form the partial chip address and
should be tied to VLC or GND as required. The upper five bits of the 7-bit address field must be 10011.
76
5
4
3
2
1
0
INCR
Reserved
MAP3
MAP2
MAP1
MAP0
0
00
相關(guān)PDF資料
PDF描述
AT-S-26-4/4/S-25-R MOD CORD STANDARD 4-4 SILVER 25'
GBM24DCCS-S189 CONN EDGECARD 48POS R/A .156 SLD
AD9744ACP-PCBZ BOARD EVAL FOR AD9744ACP
ORT42G5-EV BOARD EVAL ORT42G5/CABLE/ADAPTER
REF194GS-REEL IC VREF SERIES PREC 4.5V 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB43L21 功能描述:音頻 IC 開發(fā)工具 Eval Bd 98dB 96kHz Low-Pwr DAC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB43L22 功能描述:音頻 IC 開發(fā)工具 Eval Bd LP DAC w/ClassD Spkr Driver RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB43L42 功能描述:音頻 IC 開發(fā)工具 Eval Bd LP DAC w/Head phn.&Ln Amp RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB43L43 功能描述:音頻 IC 開發(fā)工具 Eval Bd LP DAC w/Head phn.&Ln Amp RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB44800 功能描述:音頻 IC 開發(fā)工具 Eval Bd 8-Ch 115dB 192kHz PWM RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V