參數(shù)資料
型號: CDB4354
廠商: Cirrus Logic Inc
文件頁數(shù): 10/24頁
文件大?。?/td> 0K
描述: EVAL BOARD 5V DAC 2VRMS LINEDVR
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 1
位數(shù): 24
采樣率(每秒): 192k
數(shù)據(jù)接口: I²S,串行
DAC 型: 電壓
工作溫度: -40°C ~ 85°C
已供物品:
已用 IC / 零件: CS4354
產(chǎn)品目錄頁面: 757 (CN2011-ZH PDF)
其它名稱: 598-1809
CDB4354-ND
18
DS895F2
CS4354
4.9
Recommended Operational Sequences
The following sequences are recommended for minimal pops and clicks when transitioning between differ-
ent states of operation.
4.9.1
Power-Up
1.
Turn on power supplies.
2.
Wait for power supply voltages to stabilize.
3.
Apply the serial port clocks and data.
Provide the correct MCLK, LRCK, and SCLK (only in External Serial Clock Mode); please refer to
Section 4.4 on page 14 for common clock frequencies in the External Serial Clock Mode, and
supported modes in the Internal Serial Clock Mode. The sequence will complete and audio will be
output from the AOUTx pins within 50 ms after valid clocks are applied.
4.9.2
Power-Down
1.
Stop LRCK.
2.
Wait 5 ms.
3.
Stop MCLK without applying any glitched pulses to the MCLK pin.
A glitched pulse is any pulse that is shorter than the period defined by the minimum/maximum MCLK
signal duty cycle specification and the nominal frequency of the input MCLK signal. A transient may
occur on the analog outputs if the MCLK signal duty cycle specification is violated when the MCLK
signal is removed during normal operation; see “Switching Specifications - Serial Audio Interface” on
4.
Turn off power supplies.
4.9.3
Sample Rate Change
1.
Stop LRCK.
2.
Wait 5 ms.
3.
Stop MCLK without applying any glitched pulses to the MCLK pin.
A glitched pulse is any pulse that is shorter than the period defined by the minimum/maximum MCLK
signal duty cycle specification and the nominal frequency of the input MCLK signal. A transient may
occur on the analog outputs if the MCLK signal duty cycle specification is violated when the MCLK
signal is removed during normal operation; see “Switching Specifications - Serial Audio Interface” on
4.
Wait 2 ms.
This wait time is dictated by the discharge time of the recommended 2.2 F FILT+ capacitor (see
“Typical Connection Diagram” on page 12). Higher capacitance values will require longer wait times.
5.
Apply the serial port clocks and data.
Provide the correct MCLK, LRCK, and SCLK (only in External Serial Clock Mode); please refer to
Section 4.4 on page 14 for common clock frequencies in the External Serial Clock Mode, and
supported modes in the Internal Serial Clock Mode. The sequence will complete, and audio will be
output from the AOUTx pins within 50 ms after valid clocks are applied.
4.10
Grounding and Power Supply Arrangements
As with any high-resolution converter, the CS4354 requires careful attention to power supply and grounding
arrangements if its potential performance is to be realized. The “Typical Connection Diagram” on page 12
相關(guān)PDF資料
PDF描述
EEC28DREF CONN EDGECARD 56POS .100 EYELET
HL02180GTTR INDUCTOR 18NH 190MA 0402
0210490179 CABLE JUMPER 1.25MM .178M 12POS
ECC24DCST CONN EDGECARD 48POS DIP .100 SLD
EEM22DTBT-S189 CONN EDGECARD 44POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CDB4360 功能描述:音頻 IC 開發(fā)工具 Eval Bd 102dB 192kHz 6-Ch DAC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4361 功能描述:音頻 IC 開發(fā)工具 Eval Bd 105dB 192kHz 6-Ch DAC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4362 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con
CDB4362A 功能描述:音頻 IC 開發(fā)工具 Eval Bd 1142dB 24Bit 192kHz DAC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
CDB4364 功能描述:音頻 IC 開發(fā)工具 Eval Bd 6-Ch DAC w/DSD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V