- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374146 > CD74ACT283M96 BINARY ADDER|ACT-CMOS|SOP|16PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | CD74ACT283M96 |
| 英文描述： | BINARY ADDER|ACT-CMOS|SOP|16PIN|PLASTIC |
| 中文描述： | 二進(jìn)制加法器|行為的CMOS |專科| 16PIN |塑料 |
| 文件頁數(shù)： | 5/6頁 |
| 文件大?。?/td> | 86K |
| 代理商： | CD74ACT283M96 |
CD54AC08, CD74AC08
QUADRUPLE 2-INPUT POSITIVE-AND GATES
SCHS307B
–
JANUARY 2001
–
REVISED MAY 2001
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
th
tsu
50% VCC
10%
tf
50%
10%
90%
90%
VCC
VCC
0 V
0 V
tr
Reference
Input
Data
Input
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
50% VCC
510%
tf
50%
10%
90%
90%
VCC
VOH
VOL
0 V
tr
Input
In-Phase
Output
50% VCC
tPLH
tPHL
510%
50%
10%
90%
90%
VOH
VOL
tr
tf
tPHL
tPLH
Out-of-Phase
Output
NOTES: A. CL includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤
1 MHz, ZO = 50
, tr = 3 ns, tf = 3 ns.
Phase relationships between waveforms are arbitrary.
D. For clock inputs, fmax is measured with the input duty cycle at 50%.
E. The outputs are measured one at a time with one input transition per measurement.
F. tPLH and tPHL are the same as tpd.
G. tPZL and tPZH are the same as ten.
H. tPLZ and tPHZ are the same as tdis.
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT
S1
2
×
VCC
Open
GND
R1 = 500
0 V
tw
VOLTAGE WAVEFORMS
PULSE DURATION
Input
50% VCC
50% VCC
VCC
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
2
×
VCC
GND
TEST
S1
Output
Control
Output
Waveform 1
S1 at 2
×
VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
≈
VCC
0 V
50% VCC
20% VCC
50% VCC
≈
0 V
VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES
50% VCC
50% VCC
80% VCC
VCC
R2 = 500
When VCC = 1.5 V, R1 = R2 = 1 k
VOLTAGE WAVEFORMS
RECOVERY TIME
50% VCC
VCC
0 V
CLR
Input
CLK
50% VCC
VCC
trec
0 V
Figure 1. Load Circuit and Voltage Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD74ACT534E | FLIP-FLOP|OCTAL|D TYPE|ACT-CMOS|DIP|20PIN|PLASTIC |
| CD74ACT540M96 | 8-Bit Inverting Buffer/Driver |
| CD74ACT540SM | 8-Bit Inverting Buffer/Driver |
| CD74ACT541E | 8-Bit Non-Inverting Buffer/Driver |
| CD74ACT646M96 | Single 8-bit Bus Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD74ACT283M96E4 | 功能描述:邏輯加法器與減法器 4-Bit Bnry Full Add Step-Up ISR RoHS:否 制造商:Texas Instruments 邏輯系列:LS 封裝 / 箱體:PDIP-16 高電平輸出電流:- 0.4 mA 低電平輸出電流:8 mA 傳播延遲時(shí)間:24 ns 工作電源電壓:5 V 最大功率耗散:95 mW 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝:Tube |
| CD74ACT283M96G4 | 功能描述:邏輯加法器與減法器 4B Binary Full Adder RoHS:否 制造商:Texas Instruments 邏輯系列:LS 封裝 / 箱體:PDIP-16 高電平輸出電流:- 0.4 mA 低電平輸出電流:8 mA 傳播延遲時(shí)間:24 ns 工作電源電壓:5 V 最大功率耗散:95 mW 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝:Tube |
| CD74ACT283ME4 | 功能描述:邏輯加法器與減法器 4-Bit Bnry Full Add Step-Up ISR RoHS:否 制造商:Texas Instruments 邏輯系列:LS 封裝 / 箱體:PDIP-16 高電平輸出電流:- 0.4 mA 低電平輸出電流:8 mA 傳播延遲時(shí)間:24 ns 工作電源電壓:5 V 最大功率耗散:95 mW 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝:Tube |
| CD74ACT283MG4 | 功能描述:邏輯加法器與減法器 4B Binary Full Adder RoHS:否 制造商:Texas Instruments 邏輯系列:LS 封裝 / 箱體:PDIP-16 高電平輸出電流:- 0.4 mA 低電平輸出電流:8 mA 傳播延遲時(shí)間:24 ns 工作電源電壓:5 V 最大功率耗散:95 mW 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝:Tube |
| CD74ACT297 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL PHASE-LOCKED LOOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。