- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379809 > CD40192BMS (Intersil Corporation) CMOS Presettable Up/Down Counters (Dual Clock With Reset)(CMOS可預(yù)置加/減計(jì)數(shù)器（帶復(fù)位的雙時(shí)鐘）) PDF資料下載
參數(shù)資料
| 型號(hào)： | CD40192BMS |
| 廠商： | Intersil Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | CMOS Presettable Up/Down Counters (Dual Clock With Reset)(CMOS可預(yù)置加/減計(jì)數(shù)器（帶復(fù)位的雙時(shí)鐘）) |
| 中文描述： | 的CMOS可預(yù)置上/下計(jì)數(shù)器（雙時(shí)鐘復(fù)位）的CMOS（可預(yù)置加/減計(jì)數(shù)器（帶復(fù)位的雙時(shí)鐘）） |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 149K |
| 代理商： | CD40192BMS |
7-1419
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD40192BMS
CD40193BMS
CMOS Presettable Up/Down Counters
(Dual Clock With Reset)
Description
CD40192BMS Presettable BCD Up/Down Counter and the
CD40193BMS Presettable Binary Up/Down Counter each con-
sist of 4 synchronously clocked, gated “D” type flip-flops con-
nected as a counter. The inputs consist of 4 individual jam lines,
a PRESET ENABLE control, individual CLOCK UP and
CLOCK DOWN signals and a master RESET. Four buffered Q
signal outputs as well as CARRY and BORROW outputs for
multiple-stage counting schemes are provided.
The counter is cleared so that all outputs are in a low state by a
high on the RESET line. A RESET is accomplished asynchro-
nously with the clock. Each output is individually programmable
asynchronously with the clock to the level on the corresponding
jam input when the PRESET ENABLE control is low.
The counter counts up one count on the positive clock edge of
the CLOCK UP signal provided the CLOCK DOWN line is high.
The counter counts down one count on the positive clock edge
of the CLOCK DOWN signal provided the CLOCK UP line is
high.
The CARRY and BORROW signals are high when the counter
is counting up or down. The CARRY signal goes low one-half
clock cycle after the counter reaches its maximum count in the
count-up mode. The BORROW signal goes low one-half clock
cycle after the counter reaches its minimum count in the count-
down mode. Cascading of multiple packages is easily accom-
plished without the need for additional external circuitry by tying
the BORROW and CARRY outputs to the CLOCK DOWN and
CLOCK UP inputs, respectively, of the succeeding counter
package.
The CD40192BMS and CD40193BMS are supplied in these
16-lead outline packages:
Braze Seal DIP
*H4W,
H4X
Frit Seal DIP
H1F
Ceramic Flatpack
*H6P,
H6W
* CD40192B Only
CD40193B Only
Features
CD40192BMS - BCD Type
CD40193BMS - Binary Type
High Voltage Type (20V Rating)
Individual Clock Lines for Counting Up or Counting
Down
Synchronous High-Speed Carry and Borrow Propaga-
tion Delays for Cascading
Asynchronous Reset and Preset Capability
Medium Speed Operation
- fCL = 8MHz (typ.) at 10V
5V, 10V and 15V Parametric Ratings
Standardize Symmetrical Output Characteristics
100% Tested for Quiescent Current at 20V
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
Up/Down Difference Counting
Multistage Ripple Counting
Synchronous Frequency Dividers
A/D and D/A Conversion
Programmable Binary or BCD Counting
File Number
3363
December 1992
Pinout
CD40192BMS, CD40193BMS
TOP VIEW
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
J2
Q2
Q1
CLOCK UP
Q3
VSS
Q4
VDD
RESET
BORROW
CARRY
PRESET ENABLE
J3
J4
J1
CLOCK DOWN
Functional Diagram
3
2
6
7
12
Q1
Q2
Q3
Q4
BORROW
CARRY
15
1
10
9
5
J1
J2
J3
J4
CLOCK UP
CLOCK DOWN
11
14
PRESET
ENABLE
RESET
VDD = 16
VSS = 8
13
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD40192 | Synchronous 4-Bit Up/Down Decade Counter |
| CD40192 | CMOS PRESETTABLE UP/DOWN COUNTERS(DUAL CLOCK WITH RESET) |
| CD40192BC | Synchronous 4-Bit Up/Down Decade Counter |
| CD40192BM | Synchronous 4-Bit Up/Down Decade Counter |
| CD40192 | CMOS Presettable Up/Down Counters (Dual Clock With Reset) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD40192BNSR | 功能描述:計(jì)數(shù)器 IC Presettable Up/Down RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD40192BNSRE4 | 功能描述:計(jì)數(shù)器 IC Presettable Up/Down RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD40192BNSRG4 | 功能描述:計(jì)數(shù)器 IC CMOS Presettable BCD Up/Down Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD40192BPW | 功能描述:計(jì)數(shù)器 IC CMOS Presettable BCD Up/Down Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
| CD40192BPWE4 | 功能描述:計(jì)數(shù)器 IC CMOS Presettable BCD Up/Down Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。