參數(shù)資料
型號(hào): CD4017BMS,
廠商: Intersil Corporation
元件分類: 通用總線功能
英文描述: CMOS Counter/Dividers(CMOS計(jì)數(shù)器/驅(qū)動(dòng)器)
中文描述: 的CMOS計(jì)數(shù)器/分頻器(的CMOS計(jì)數(shù)器/驅(qū)動(dòng)器)
文件頁數(shù): 4/10頁
文件大?。?/td> 157K
代理商: CD4017BMS,
4
Propagation Delay Clock
to Decode Out
TPHL1
TPLH1
VDD = 10V
VDD = 15V
VDD = 10V
VDD = 15V
VDD = 10V
VDD = 15V
VDD = 10V
VDD = 15V
VDD = 10V
VDD = 15V
VDD = 5V
VDD = 10V
VDD = 15V
VDD = 5V
VDD = 10V
VDD = 15V
VDD = 5V
VDD = 10V
VDD = 15V
Any Input
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2, 3
1, 2
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
-
-
-
-
-
-
-
-
270
170
250
160
230
170
100
80
-
-
230
100
70
260
110
60
200
90
60
7.5
ns
ns
ns
ns
ns
ns
ns
ns
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
Propagation Delay Clock
to Carry Out
TPHL2
TPLH2
Propagation Delay Reset
to out
TPHL3
TPLH3
Transition Time
TTHL
TTLH
Maximum Clock Input Fre-
quency
FCL
5.0
5.5
-
-
-
-
-
-
-
-
-
-
Minimum Setup Time
Clock Inhibit to Clock
Setup
TS
Minimum Reset Pulse
Width
TW
Minimum Clock Pulse
Width
TW
Input Capacitance
NOTES:
1. All voltages referenced to device GND.
2. The parameters listed on Table 3 are controlled via design or process and are not directly tested. These parameters are characterized on initial
design release and upon design changes which would affect these characteristics.
3. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
CIN
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
+25
o
C
+25
o
C
+25
o
C
LIMITS
UNITS
MIN
MAX
Supply Current
IDD
VDD = 20V, VIN = VDD or GND
1, 4
-
25
μ
A
N Threshold Voltage
VTN
VDD = 10V, ISS = -10
μ
A
VDD = 10V, ISS = -10
μ
A
1, 4
-2.8
-0.7
V
N Threshold Voltage
Delta
VTN
1, 4
-
±
1
V
P Threshold Voltage
VTP
VSS = 0V, IDD = 10
μ
A
VSS = 0V, IDD = 10
μ
A
1, 4
+25
o
C
+25
o
C
0.2
2.8
V
P Threshold Voltage
Delta
VTP
1, 4
-
±
1
V
Functional
F
VDD = 18V, VIN = VDD or GND
1
+25
o
C
VOH >
VDD/2
VOL <
VDD/2
V
VDD = 3V, VIN = VDD or GND
Propagation Delay Time
TPHL
TPLH
VDD = 5V
1, 2, 3, 4
+25
o
C
-
1.35 x
+25
o
C
Limit
ns
NOTES: 1. All voltages referenced to device GND.
2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
3. See Table 2 for +25
o
C limit.
4. Read and Record
TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25
O
C
PARAMETER
SYMBOL
DELTA LIMIT
Supply Current - MSI-2
IDD
±
1.0
μ
A
±
20% x Pre-Test Reading
±
20% x Pre-Test Reading
Output Current (Sink)
IOL5
Output Current (Source)
IOH5A
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
MIN
UNITS
MAX
CD4017BMS, CD4022BMS
相關(guān)PDF資料
PDF描述
CD40181 CMOS 4 Bit Arithmetic Logic Unit
CD40181BMS CMOS 4 Bit Arithmetic Logic Unit
CD40182 CMOS Look-Ahead Carry Generator
CD40182BMS CMOS Look-Ahead Carry Generator
CD4018BMS CMOS Presettable Divide-By- “N” Counter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD4017BMW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Johnson Counter
CD4017BMW/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Johnson Counter
CD4017BNSR 功能描述:計(jì)數(shù)器 IC 10 Decade/Divider RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
CD4017BNSRE4 功能描述:計(jì)數(shù)器 IC 10 Decade/Divider RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel
CD4017BNSRG4 功能描述:計(jì)數(shù)器 IC CMOS Decade Counter RoHS:否 制造商:NXP Semiconductors 計(jì)數(shù)器類型:Binary Counters 邏輯系列:74LV 位數(shù):10 計(jì)數(shù)法: 計(jì)數(shù)順序: 工作電源電壓:1 V to 5.5 V 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:SOT-109 封裝:Reel