
Clock Generator for Pentium
III Server and Workstation Applications
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07068 Rev. **
05/04/2001
Page 4 of 14
PRELIMINARY
C9851
AC Parameters
(VDDI = VDD = VDDR = VDDL = VDDM = VDDC = 3.3V
±
5%, TA = 0
°
C to +70
°
C)
133 MHz Host
Min
7.35
175
-
-
-
100 MHz Host
Min
9.85
175
-
-
-
Symbol
TPeriod
Tr / Tf
TSKEW1
TSKEW2
TCCJ
Vover
Vunder
Vcrossover
Tduty
Parameter
Max
7.65
450
150
100
150
Voh+0.2
-0.2
55%Voh
55
Max
10.2
450
150
100
150
Voh+0.2
-0.2
55%Voh
55
Units
nS
pS
pS
pS
pS
V
V
V
%
Notes
1, 2
2, 3
2, 4, 5
2, 4, 5
2, 4, 5
2,10
2, 10
2, 4
2, 4
CPU[(1:6), (1:6)#] period -
CPU[(1:6), (1:6)#] rise and fall times
skew from any CPU pair to any CPU pair
skew from package to package
CPU[(1:6), (1:6)#] Cycle to Cycle Jitter
CPU[(1:6), (1:6)#] Overshoot
CPU[(1:6), (1:6)#] Undershoot
CPU(1:6) to CPU(1:6)# crossover point
Duty Cycle
45%Voh
45
45%Voh
45
TPeriod
THIGH
TLOW
Tr / Tf
TSKEW
TCCJ
Tduty
3V(MREF, MREF_B) period
3V(MREF, MREF_B) high time
3V(MREF, MREF_B) low time
3V(MREF, MREF_B) rise and fall times
3VMREF to 3VMREF_B skew
3V(MREF, MREF_B) Cycle to Cycle Jitter
Duty Cycle
15.0
5.25
5.05
0.4
-
-
45
15.3
-
-
1.6
250
250
55
20.0
7.5
7.3
0.4
-
-
45
20.4
-
-
1.6
250
250
55
nS
nS
nS
nS
pS
pS
%
4, 5
2, 6
2, 7
2, 3
2, 4, 5, 11
2, 4, 5
2, 4
TPeriod
THIGH
TLOW
Tr / Tf
TCCJ
Tduty
3V66 period
3V66 high time
3V66 low time
3V66 rise and fall times
3V66 Cycle to Cycle Jitter
Duty Cycle
15.0
5.25
5.05
0.5
-
45
16.0
-
-
2.0
300
55
15.0
5.25
5.05
0.5
-
45
15.2
-
-
2.0
300
55
nS
nS
nS
nS
pS
%
1, 2, 4
2,6
2, 7
2, 3
2, 4, 5
2, 4
TPeriod
Tr / Tf
TCCJ
Tduty
REF period
REF rise and fall times
REFCycle to Cycle Jitter
Duty Cycle
69.8413
1.0
-
45
71.0
4.0
1000
55
69.8413
1.0
-
45
71.0
4.0
1000
55
nS
nS
pS
%
1, 2, 4
2, 3
2, 4
2, 4
tpZL, tpZH
tpLZ, tpZH
tstable
Output enable delay (all outputs)
Output disable delay (all outputs)
All clock Stabilization from power-up
1.0
1.0
10.0
10.0
3
1.0
1.0
10.0
10.0
3
nS
nS
mS
9
9
Group Limits and Parameters (applicable to all settings: Sel133/100# = x) continued
Note 1:
This parameter is measured at the crossing points of the differential signals, and acquired as an average over 1uS duration, with a crystal
center frequency of 14.31818MHz
All outputs loaded as per table 2 below.
Probes are placed on the pins, and measurements are acquired between 0.4V and 2.4V for 3.3V signals and at 20% and 80% for
CPU[(1:6), (1:6)#] signals. (see Figs.7A & 7B)
Probes are placed on the pins, and measurements are acquired at 1.5V for 3.3V signals and at crossing points for CPU clocks (see Figs.7A
& 7B).
This measurement is applicable with Spread ON or Spread OFF.
Probes are placed on the pins, and measurements are acquired at 2.4V (see Figs. 7A & 7B)
Probes are placed on the pins, and measurements are acquired at 0.4V. (see Figs. 7A & 7B)
As this function is available through SEL(A,B), therefore, the time specified is guaranteed by design.
Note 10
: Determined as a fraction of 2*(Trp-Trn) / (Trp+Trn) where Trp is a rising edge and Trn is an intersecting falling edge.
Note 11
: 3VMref and 3VMref_b are 180 degrees out of phase, therefore, the skew is measured between the rising edge of one and the falling edge
of the other.
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 9: