參數(shù)資料
型號: C9827H
廠商: Cypress Semiconductor Corp.
英文描述: High Performance Pentium 4 Clock Synthesizer
中文描述: 高性能奔騰4時鐘合成器
文件頁數(shù): 2/25頁
文件大?。?/td> 171K
代理商: C9827H
C9827H
High Performance Pentium 4 Clock Synthesizer
Cypress Semiconductor Corporation
http://www.cypress.com
Document#: 38-07106 Rev. *A
12/26/2002
Page 2 of 25
Approved Product
Pin Description
PIN
2
3
NAME
PWR
I/O
I
O
Description
XIN
XOUT
Oscillator Buffer Input. Connect to a crystal or to an external clock.
Oscillator Buffer Output. Connect to a crystal. Do not connect when an
external clock is applied at XIN.
Differential host output clock pairs. See the frequency table on page
one of this data sheet for frequencies and functionality.
PCI Clock Outputs. Are synchronous to 66IN or 3V66 clock. See
Frequency Table on page one of this data sheet.
33Mhz PCI clocks, which are
÷
2 copies of 66IN or 3V66 clocks, may be
free running (not stopped when PCI_STP# is asserted low) or may be
stoppable depending on the programming of SMBus register Byte3,
Bits (3:5).
Buffered Output copy of the device’s XIN clock.
Current reference programming input for CPU buffers. A resistor is
connected between this pin and VSSIREF. See CPU Clock current
Select Table in page 18 of this data sheet.
Qualifying input that latches S (0:2) and MULT0. When this input is at a
logic low, the S (0:2) and MULT0 are latched
Fixed 48MHz USB Clock Outputs.
Fixed 48MHZ DOT Clock Outputs.
3.3 Volt 66 MHz fixed frequency clock.
3.3 volt clock selectable with SMBus byte0, Bit5, when Byte5, Bit5.
When Byte 0 Bit 5 is at a logic 1, then this pin is a 48M output clock.
When byte0, Bit5 is a logic 0, then this is a 66M output clock (default).
This pin is a power down mode pin. A logic low level causes the device
to enter a power down state. All internal logic is turned off except for the
SMBus logic. All output buffers are stopped. See the Power Down
section of this data sheet.
Programming input selection for CPU clock current multiplier. See CPU
Clock Current Select Function Table.
Frequency Select Inputs. See Frequency Table on page 1.
Serial Data Input. Conforms to the SMBus specification of a Slave
Receive/Transmit device. It is an input when receiving data. It is an
open drain output when acknowledging or transmitting data. See
application note AN-0022
Serial Clock Input. Conforms to the SMBus specification. See
application note AN-0022.
Frequency Select input. See Frequency Table on page 1. This is a Tri
level input that is driven high, low or driven to a intermediate level.
PCI Clock Disable Input. When asserted low, PCI (0:6) clocks are
synchronously disabled in a low state. This pin does not effect PCIF
(0:2) clocks’ outputs if they are programmed to be PCIF clocks via the
device’s SMBus interface.
VDD
52, 51, 49,
48, 45, 44
10, 11, 12,
13, 16, 17, 18
5, 6, 7
CPU, CPU/
(0:2)
PCI(0:6)
VDD
O
VDDP
O
PCIF (0:2)
VDD
O
56
42
REF
IREF
VDD
VDD
O
I
28
VTT_PG#
VDD
I
39
38
33
35
48MUSB
48MDOT
3V66_0
3V66_1/VCH
VDD48
VDD48
VDD
VDD
O
O
O
O
25
PD#
VDD
I
PU
43
MULT0
I
PU
I
I
55, 54
29
S(0,1)
SDATA
I
I
30
SCLK
I
I
40
S2
VDD
I
T
I
34
PCI_STP#
VDD
PU
相關PDF資料
PDF描述
C9827HT High Performance Pentium 4 Clock Synthesizer
C9827HY High Performance Pentium 4 Clock Synthesizer
C9835 Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems
C9835CT Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems
C9835CTT Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems
相關代理商/技術參數(shù)
參數(shù)描述
C9827HT 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer
C9827HY 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer
C9827JT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|TSSOP|56PIN|PLASTIC
C9827JY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC
C982P 制造商:PERKINELMER 制造商全稱:PerkinElmer Optoelectronics 功能描述:CHANNEL PHOTO MULTIPLIER