- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9822EQ Up to 5A ULDO linear regulator PDF資料下載
參數(shù)資料
| 型號(hào)： | C9822EQ |
| 英文描述： | Up to 5A ULDO linear regulator |
| 中文描述： | 單時(shí)鐘驅(qū)動(dòng)器| SSOP封裝| 24針|塑料 |
| 文件頁數(shù)： | 4/19頁 |
| 文件大?。?/td> | 123K |
| 代理商： | C9822EQ |
Direct Rambus
III Clock Generator
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07093 Rev. **
05/04/2001
Page 4 of 19
APPROVED PRODUCT
C9822
System Clock Configuration (Cont.)
After comparing the phases of Pclk/M and SynClk/N, the C9822 Phase Detector drives a phase aligner that adjusts
the phase of the C9822 output clock, busclk. Since the other elements in the distributed loop have a fixed delay,
adjusting Busclk adjusts the phase of SynClk and thus the phase of SynClk/N.
In this manner, the distributed loop adjusts the phase of SynClk/N to match that of Pclk/M, eliminating the phase
error at the input of the C9822. When the clocks are aligned, data can be exchanged directly from the Pclk domain
to the SynClk domain.
The Gear Ratio Logic supports four clock ratios (1.0, 1.33, 1.5, 2.0), where the ratio is defined as the ratio of
Pclk/SynClk. Since Busclk - 4*synClk, this ratio also is equal to 4*Pclk/busclk.
In addition, the device is able to receive input signals that are generated from different voltage power supplies. The
controller output voltage supply is connected to the pin VDDIPD of the C9822, and is used as the reference for the
two-phase detector input signal, PclkM and SynClkN. The output voltage supply is also used as the reference for
the output enable/disable signal, StopB.
The reference clock comes from the main clock source chip. The main clock source output voltage supply is
connected to the pin VDDlR of C9822, and is used as the reference for the Refclk input signal.
Table of Frequencies and Gear Ratios
Gear Ratio Timing Diagram
Pclk
SynClk
Pclk/M =
SynClk/N
Figure: 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9827JT | Up to 5A ULDO linear regulator |
| C9827JY | Up to 5A ULDO linear regulator |
| C9832HT | Up to 5A ULDO linear regulator |
| C9832HY | N-CHANNEL 60V - 0.014 Ohm - 60A TO-220/TO220FP STRIPFET POWER MOSFET |
| C9860-21 | 3 BAND EQUALIZER AUDIO PROCESSOR WITH SUBWOOFER CONTROL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C98-24379-02 | 制造商:CPI 功能描述: |
| C9827H | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer |
| C9827HT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer |
| C9827HY | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:High Performance Pentium 4 Clock Synthesizer |
| C9827JT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|TSSOP|56PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。