參數資料
型號: C9815DY
英文描述: Up to 5A ULDO linear regulator
中文描述: CPU系統(tǒng)時鐘發(fā)生器| SSOP封裝| 56PIN |塑料
文件頁數: 12/19頁
文件大?。?/td> 328K
代理商: C9815DY
Low EMI Clock Generator for Intel
133MHz/2DIMM Chipset Systems
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07054 Rev. **
05/03/2001
Page 12 of 19
APPROVED PRODUCT
C9815
AC Parameters
133 MHz Host
Min
7.5
1.87
1.67
0.4
-
-
7.5
1.87
1.67
0.4
-
-
30.0
12.0
12.0
0.4
-
15.0
5.25
5.05
0.5
-
-
30.0
12.0
12.0
0.5
-
-
20.8299
100 MHz Host
Min
10.0
3.0
2.8
0.4
-
-
10.0
3.0
2.8
0.4
-
-
30.0
12.0
12.0
0.4
-
15.0
5.25
5.05
0.5
-
-
30.0
12.0
12.0
0.5
-
-
20.8299
66 MHz Host
Min
14.75
5.2
5.0
0.4
-
-
10.0
3.0
2.8
0.4
-
-
30.0
12.0
12.0
0.4
-
15.0
5.25
5.05
0.5
-
-
30.0
12.0
12.0
0.5
-
-
20.829
Symbol
Parameter
Max
8.0
-
-
1.6
175
250
8.0
-
-
1.6
250
250
-
-
-
1.6
500
16.0
-
-
2.0
175
500
-
-
-
2.0
500
500
20.8333
Max
10.5
-
-
1.6
175
250
10.5
-
-
1.6
250
250
-
-
N/S
1.6
500
16.0
-
-
2.0
175
500
-
-
-
2.0
500
500
20.8333
Max
15.25
-
-
1.6
175
250
10.5
-
-
1.6
250
250
-
-
-
1.6
500
16.0
-
-
2.0
175
500
-
-
-
2.0
500
500
20.833
Units
TPeriod
THIGH
TLOW
Tr / Tf
TSKEW
TCCJ
TPeriod
THIGH
TLOW
Tr / Tf
TSKEW
TCCJ
TPeriod
THIGH
TLOW
Tr / Tf
TCCJ
TPeriod
THIGH
TLOW
Tr / Tf
TSKEW
TCCJ
TPeriod
THIGH
TLOW
Tr / Tf
TSKEW
TCCJ
TPeriod
CPU(0:2) period
5,8
CPU(0:2) high time
10
CPU(0:2) low time
11
CPU(0:2) rise and fall times
7
CPU0 to CPU Skew
6,9
CPU(0:2) Cycle to Cycle Jitter
6,9
SDRAM(0:7) and DCLK period
5,6
SDRAM(0:7) and DCLK high time
10
SDRAM(0:7) and DCLK low time
11
SDRAM(0:7) and DCLK rise and fall times
7
SDRAM(0:7) and DCLK Skew
6,9
SDRAM(0:7), DCLK Cycle to Cycle Jitter
6,9
IOAPIC(0:1) period
5,6
IOAPIC(0:1) high time
10
IOAPIC(0:1) low time
11
IOAPIC(0:1) rise and fall times
7
IOAPIC(0:1) Cycle to Cycle Jitter
6,9
3V66-(0:2) period
5,6
3V66-(0:2) high time
10
3V66-(0:2) low time
11
3V66-(0:2) rise and fall times
7
(Any 3V66) to (any 3V66) Skew
6,9
3V66-(0:2) Cycle to Cycle Jitter
6,9
PCI(0:6) period
5,6
PCI(0:6) period
10
PCI(0:6) low time
11
PCI(0:6) rise and fall times
7
(Any PCI) to (Any PCI) Skew
6,9
PCI(0:6) Cycle to Cycle Jitter
6,9
DOT & USB period (conforms to +167ppm
max)
5,6
DOT & USB rise and fall times
7
DOT & USB Cycle to Cycle Jitter
6,9
nS
nS
nS
nS
pS
pS
nS
nS
nS
nS
pS
pS
nS
nS
nS
nS
pS
nS
nS
nS
nS
pS
pS
nS
nS
nS
nS
pS
pS
nS
Tr / Tf
TCCJ
1.0
-
4.0
500
1.0
-
4.0
500
1.0
-
4.0
500
nS
pS
相關PDF資料
PDF描述
C9821GQ Up to 5A ULDO linear regulator
C9822EQ Up to 5A ULDO linear regulator
C9827JT Up to 5A ULDO linear regulator
C9827JY Up to 5A ULDO linear regulator
C9832HT Up to 5A ULDO linear regulator
相關代理商/技術參數
參數描述
C981FFN-CTN 制造商:Thomas & Betts 功能描述:1" FSC 1-GANG WP BOX 18 CU IN-CAN
C981U103MYVDAA7317 功能描述:瓷片電容器 250volts 0.01uF 20% Y5V RoHS:否 制造商:Kemet 電容:0.01 uF 容差:20 % 電壓額定值:250 V 工作溫度范圍: 損耗因數 DF: 端接類型:Radial 產品:AC Line Rated Class X1/Y2 Capacitors
C981U103MYVDAAWL20 功能描述:10000pF 400VAC 陶瓷電容器 Y5V(F) 徑向,圓盤 0.591" 直徑(15.00mm) 制造商:kemet 系列:C900 包裝:散裝 零件狀態(tài):有效 電容:10000pF 容差:±20% 電壓 - 額定:400VAC 溫度系數:Y5V(F) 安裝類型:通孔 工作溫度:-40°C ~ 125°C 應用:安全 等級:X1,Y2 封裝/外殼:徑向,圓盤 大小/尺寸:0.591" 直徑(15.00mm) 高度 - 安裝(最大值):- 厚度(最大值):- 引線間距:0.394"(10.00mm) 特性:- 引線形式:直形 標準包裝:500
C981U103MYVDAAWL30 功能描述:瓷片電容器 250volts 0.01uF 20% Y5V RoHS:否 制造商:Kemet 電容:0.01 uF 容差:20 % 電壓額定值:400 VAC, 250 VAC 工作溫度范圍: 損耗因數 DF: 端接類型:Radial 產品:AC Line Rated Class X1/Y2 Capacitors
C981U103MYVDAAWL35 功能描述:瓷片電容器 250volts 0.01uF 20% Y5V RoHS:否 制造商:Kemet 電容:0.01 uF 容差:20 % 電壓額定值:250 V 工作溫度范圍: 損耗因數 DF: 端接類型:Radial 產品:AC Line Rated Class X1/Y2 Capacitors