- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9811X2AYB Up to 5A ULDO linear regulator PDF資料下載
參數(shù)資料
| 型號： | C9811X2AYB |
| 英文描述： | Up to 5A ULDO linear regulator |
| 中文描述： | CPU系統(tǒng)時鐘發(fā)生器| SSOP封裝| 56PIN |塑料 |
| 文件頁數(shù)： | 7/17頁 |
| 文件大小： | 232K |
| 代理商： | C9811X2AYB |
Low EMI Clock Generator for Intel
810 Chipset Systems
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07052 Rev. **
05/03/2001
Page 7 of 17
APPROVED PRODUCT
C9811x2
Serial Control Registers
NOTE:
The Pin# column lists the affected pin number where applicable. The @Pup column gives the state at true
power up. Bytes are set to the values shown only on true power up.
Following the acknowledge of the Address Byte, two additional bytes must be sent:
1)
“
Command Code
“
byte, and
2)
“
Byte Count
”
byte.
Although the data (bits) in these two bytes are considered
“
don
’
t care
”
; they must be sent and will be acknowledged.
After the Command Code and the Count bytes have been acknowledged, the sequence described below (Byte 0, Byte 1,
and Byte2) will be valid and acknowledged.
Byte 0: CPU Clock Register
(1=Enable, 0=Disable, Default=07)
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
1
1
1
Pin#
-
-
-
-
-
26
25
49
Description
Reserved
Reserved
Reserved
Reserved
Spread spectrum mode
USB1
USB0
CPU2_ITP
Byte 2: PCI Clock Register
(1=Enable, 0=Disable, Default=FE)
Bit
7
6
5
4
3
2
1
0
@Pup
1
1
1
1
1
1
1
0
Pin#
20
19
18
16
15
13
12
-
Description
PCI7
PCI6
PCI5
PCI4
PCI3
PCI2
PCI1
Reserved
Byte 1: SDRAM Clock Register
(1=Enable, 0=Disable, Default=FF)
Bit
7
6
5
4
3
2
1
0
@Pup
1
1
1
1
1
1
1
1
Pin#
36
37
39
40
42
43
45
46
Description
SDRAM7
SDRAM6
SDRAM5
SDRAM4
SDRAM3
SDRAM2
SDRAM1
SDRAM0
Byte 3: Reserved Register
(Default=00)
Byte 4: Reserved Register
(Default=00)
Byte 5: SSCG Control Register
(Default=00)
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Pin#
-
-
-
-
-
-
-
-
Description
Spread Mode (0=down, 1=center)
Ref. Table 4
Ref. Table 4
Reserved
Reserved
Reserved
Reserved
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9812DYB | Up to 5A ULDO linear regulator |
| C9815DY | Up to 5A ULDO linear regulator |
| C9821GQ | Up to 5A ULDO linear regulator |
| C9822EQ | Up to 5A ULDO linear regulator |
| C9827JT | Up to 5A ULDO linear regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9812 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Low EMI Clock Generator for Intel 810E Chipset Systems |
| C9812DYB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C98130-A1231-C30 | 制造商:Siemens 功能描述: |
| C9815DY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C981FFN-CTN | 制造商:Thomas & Betts 功能描述:1" FSC 1-GANG WP BOX 18 CU IN-CAN |
發(fā)布緊急采購，3分鐘左右您將得到回復。