- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385228 > C8051F002 (Cygnal Technologies) 20 MIPS,32k Flash,256 Ram,12bit ADC,32 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,32 腳 MCU) PDF資料下載
參數(shù)資料
| 型號(hào)： | C8051F002 |
| 廠商： | Cygnal Technologies |
| 英文描述： | 20 MIPS,32k Flash,256 Ram,12bit ADC,32 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,32 腳 MCU) |
| 中文描述： | 20 MIPS的，32K閃存，256羊，12位ADC，32引腳微控制器（20 MIPS的，32K的閃速存儲(chǔ)器，256，羊，12位ADC和32腳微控制器） |
| 文件頁(yè)數(shù)： | 6/170頁(yè) |
| 文件大小： | 1294K |
| 代理商： | C8051F002 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)
Page 6
CYGNAL Integrated Products, Inc.
2001
4.2001; Rev. 1.3
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
19.1. Timer 0 and Timer 1 ............................................................................................................................136
Figure 19.1. T0 Mode 0 Block Diagram........................................................................................................137
Figure 19.2. T0 Mode 2 Block Diagram........................................................................................................138
Figure 19.3. T0 Mode 3 Block Diagram........................................................................................................139
Figure 19.4. TCON: Timer Control Register.................................................................................................140
Figure 19.5. TMOD: Timer Mode Register...................................................................................................141
Figure 19.6. CKCON: Clock Control Register...............................................................................................142
Figure 19.7. TL0: Timer 0 Low Byte.............................................................................................................143
Figure 19.8. TL1: Timer 1 Low Byte.............................................................................................................143
Figure 19.9. TH0: Timer 0 High Byte............................................................................................................143
Figure 19.10. TH1: Timer 1 High Byte..........................................................................................................143
19.2. Timer 2.................................................................................................................................................144
Figure 19.11. T2 Mode 0 Block Diagram......................................................................................................145
Figure 19.12. T2 Mode 1 Block Diagram......................................................................................................146
Figure 19.13. T2 Mode 2 Block Diagram......................................................................................................147
Figure 19.14. T2CON: Timer 2 Control Register..........................................................................................148
Figure 19.15. RCAP2L: Timer 2 Capture Register Low Byte .......................................................................149
Figure 19.16. RCAP2H: Timer 2 Capture Register High Byte......................................................................149
Figure 19.17. TL2: Timer 2 Low Byte...........................................................................................................149
Figure 19.18. TH2: Timer 2 High Byte..........................................................................................................149
19.3. Timer 3.................................................................................................................................................150
Figure 19.19. Timer 3 Block Diagram...........................................................................................................150
Figure 19.20. TMR3CN: Timer 3 Control Register.......................................................................................150
Figure 19.21. TMR3RLL: Timer 3 Reload Register Low Byte .....................................................................151
Figure 19.22. TMR3RLH: Timer 3 Reload Register High Byte....................................................................151
Figure 19.23. TMR3L: Timer 3 Low Byte.....................................................................................................151
Figure 19.24. TMR3H: Timer 3 High Byte....................................................................................................151
20. PROGRAMMABLE COUNTER ARRAY...................................................................152
Figure 20.1. PCA Block Diagram..................................................................................................................152
20.1. Capture/Compare Modules...................................................................................................................153
Table 20.1. PCA0CPM Register Settings for PCA Capture/Compare Modules............................................153
Figure 20.2. PCA Interrupt Block Diagram...................................................................................................153
Figure 20.3. PCA Capture Mode Diagram.....................................................................................................154
Figure 20.4. PCA Software Timer Mode Diagram.........................................................................................155
Figure 20.5. PCA High Speed Output Mode Diagram...................................................................................155
Figure 20.6. PCA PWM Mode Diagram........................................................................................................156
20.2. PCA Counter/Timer .............................................................................................................................157
Table 20.2. PCA Timebase Input Options .....................................................................................................157
Figure 20.7. PCA Counter/Timer Block Diagram..........................................................................................157
20.3. Register Descriptions for PCA.............................................................................................................158
Figure 20.8. PCA0CN: PCA Control Register................................................................................................158
Figure 20.9. PCA0MD: PCA Mode Register.................................................................................................159
Figure 20.10. PCA0CPMn: PCA Capture/Compare Registers.......................................................................160
Figure 20.11. PCA0L: PCA Counter/Timer Low Byte..................................................................................161
Figure 20.12. PCA0H: PCA Counter/Timer High Byte.................................................................................161
Figure 20.13. PCA0CPLn: PCA Capture Module Low Byte.........................................................................161
Figure 20.14. PCA0CPHn: PCA Capture Module High Byte........................................................................161
21. JTAG (IEEE 1149.1) .......................................................................................................162
Figure 21.1. IR: JTAG Instruction Register...................................................................................................162
21.1. Boundary Scan.....................................................................................................................................163
Table 21.1. Boundary Data Register Bit Definitions......................................................................................163
Figure 21.2. DEVICEID: JTAG Device ID Register.....................................................................................164
21.2. Flash Programming Commands ...........................................................................................................165
Figure 21.3. FLASHCON: JTAG Flash Control Register..............................................................................166
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C8051F005 | 25 MIPS,32k Flash,2.25k Ram,12bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,12位 ADC,64 腳 MCU) |
| C8051F006 | 25 MIPS,32k Flash,2.25k Ram,12bit ADC,48 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,12位 ADC,48 腳 MCU) |
| C8051F007 | 25 MIPS,32k Flash,2.25k Ram,12bit ADC,32 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,12位 ADC,32 腳 MCU) |
| C8051F010 | 20 MIPS,32k Flash,256 Ram,10bit ADC,64 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,10位 ADC,64 腳 MCU) |
| C8051F015 | 25 MIPS,32k Flash,2.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,64 腳 MCU) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C8051F002-GQ | 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F002-GQR | 功能描述:8位微控制器 -MCU 32KB 12ADC 32Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F002R | 功能描述:8位微控制器 -MCU C 12Bit 32Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F005 | 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F005/0046 | 制造商:Silicon Laboratories Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。