參數(shù)資料
型號(hào)： C8051F002
廠商： Cygnal Technologies
英文描述： 20 MIPS,32k Flash,256 Ram,12bit ADC,32 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,32 腳 MCU)
中文描述： 20 MIPS的，32K閃存，256羊，12位ADC，32引腳微控制器（20 MIPS的，32K的閃速存儲(chǔ)器，256，羊，12位ADC和32腳微控制器）
文件頁數(shù)： 55/170頁
文件大?。?/td> 1294K
代理商： C8051F002
4.2001; Rev. 1.3
CYGNAL Integrated Products, Inc.
2001
Page 55
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
8. COMPARATORS
The MCU family has two on-chip analog voltage comparators as shown in Figure 8.1. The inputs of each
Comparator are available at the package pins. The output of each comparator is optionally available at the package
pins via the I/O crossbar (see Section 15.1). When assigned to package pins, each comparator output can be
programmed to operate in open drain or push-pull modes (see section 15.3).
The hysteresis of each comparator is software-programmable via its respective Comparator control register
(CPT0CN, CPT1CN). The user can program both the amount of hysteresis voltage (referred to the input voltage)
and the positive and negative-going symmetry of this hysteresis around the threshold voltage. The output of the
comparator can be polled in software, or can be used as an interrupt source. Each comparator can be individually
enabled or disabled (shutdown). When disabled, the comparator output (if assigned to a Port I/O pin via the
Crossbar) defaults to the logic low state, its interrupt capability is suspended and its supply current falls to less than
1uA. Comparator 0 inputs can be externally driven from -0.25V to (AV+) + 0.25V without damage or upset.
The Comparator 0 hysteresis is programmed using bits 3-0 in the Comparator 0 Control Register CPT0CN (shown in
Figure 8.3). The amount of
negative
hysteresis voltage is determined by the settings of the CP0HYN bits. As shown
in Figure 8.2, settings of 20, 10 or 5mV of negative hysteresis can be programmed, or negative hysteresis can be
disabled. In a similar way, the amount of
positive
hysteresis is determined by the setting the CP0HYP bits.
Comparator interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable
and priority control, see Section 10.4). The CP0FIF flag is set upon a Comparator 0 falling-edge interrupt, and the
CP0RIF flag is set upon the Comparator 0 rising-edge interrupt. Once set, these bits remain set until cleared by the
CPU. The Output State of Comparator 0 can be obtained at any time by reading the CP0OUT bit. Note the
comparator output and interrupt should be ignored until the comparator settles after power-up. Comparator 0 is
enabled by setting the CP0EN bit, and is disabled by clearing this bit. Note there is a 20usec settling time for the
comparator output to stabilize after setting the CP0EN bit or a power-up. Comparator 0 can also be programmed as
a reset source. For details, see Section 13.
The operation of Comparator 1 is identical to that of Comparator 0, except the Comparator 1 is controlled by the
CPT1CN Register (Figure 8.4). Comparator 1 can not be programmed as a reset source. Also, the input pins for
Comparator 1 are not pinned out on the F002, F007, F012, or F017 devices. The complete electrical specifications
for the Comparators are given in Table 8.1.
Figure 8.1. Comparator Functional Block Diagram
+
-
AV+
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
Crossbar
Interrupt
Handler
Reset
Decision
Tree
(SYNCHRONIZER)
CP0+
CP0-
AGND
C
CP0EN
CP0OUT
CP0RIF
CP0FIF
CP0HYP1
CP0HYP0
CP0HYN1
CP0HYN0
+
-
AV+
Q
Q
SET
CLR
D
Q
Q
SET
CLR
D
Crossbar
Interrupt
Handler
(SYNCHRONIZER)
CP1+
CP1-
AGND
C
CP1EN
CP1OUT
CP1RIF
CP1FIF
CP1HYP1
CP1HYP0
CP1HYN1
CP1HYN0
not available on F002,
F007, F012, and F017
相關(guān)PDF資料
PDF描述
C8051F005 25 MIPS,32k Flash,2.25k Ram,12bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,12位 ADC,64 腳 MCU)
C8051F006 25 MIPS,32k Flash,2.25k Ram,12bit ADC,48 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,12位 ADC,48 腳 MCU)
C8051F007 25 MIPS,32k Flash,2.25k Ram,12bit ADC,32 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,12位 ADC,32 腳 MCU)
C8051F010 20 MIPS,32k Flash,256 Ram,10bit ADC,64 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,10位 ADC,64 腳 MCU)
C8051F015 25 MIPS,32k Flash,2.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,64 腳 MCU)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C8051F002-GQ 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F002-GQR 功能描述:8位微控制器 -MCU 32KB 12ADC 32Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F002R 功能描述:8位微控制器 -MCU C 12Bit 32Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F005 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F005/0046 制造商:Silicon Laboratories Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*