參數(shù)資料
型號(hào): BXM80533B866128
英文描述: Microprocessor
中文描述: 微處理器
文件頁數(shù): 62/81頁
文件大?。?/td> 598K
代理商: BXM80533B866128
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
62
7.
Processor Initialization and
Configuration
7.1
Description
The mobile Intel Celeron processor has some configuration options that are determined by
hardware and some that are determined by software. The processor samples its hardware
configuration at reset on the active-to-inactive transition of RESET#. Most of the configuration
options for the mobile Intel Celeron processor are identical to those of the Pentium II processor.
The
Pentium
II Processor Developer’s Manual
describes these configuration options. New
configuration options for the mobile Intel Celeron processor are described in the remainder of this
section.
7.1.1
Quick Start Enable
The processor normally enters the Stop Grant state when the STPCLK# signal is asserted but it
will enter the Quick Start state instead if A15# is sampled active on the RESET# signal’s active-
to-inactive transition. The Quick Start state supports snoops from the bus priority device like the
Stop Grant state but it does not support symmetric master snoops nor is the latching of interrupts
supported. A “1” in bit position 5 of the Power-on Configuration register indicates that the Quick
Start state has been enabled.
7.1.2
System Bus Frequency
The current generation mobile Intel Celeron processor will only function with a system bus
frequency of 100 MHz. Bit positions 18 to 19 of the Power-on Configuration register indicates at
which speed a processor will run. A “00” in bits [19:18] indicates a 66-MHz bus frequency, a “10”
indicates a 100-MHz bus frequency, and a “01” indicates a 133-MHz bus frequency.
7.1.3
APIC Enable
If the PICD0 signal is sampled low on the active-to-inactive transition of the RESET# signal then
the PICCLK signal can be tied to V
SS
. Otherwise the PICD[1:0] signals must be pulled up to V
CCT
and PICCLK must be supplied. Driving PICD0 low at reset also has the effect of clearing the
APIC Global Enable bit in the APIC Base MSR. This bit is normally set when the processor is
reset, but when it is cleared the APIC is completely disabled until the next reset.
7.2
Clock Frequencies and Ratios
The mobile Intel Celeron processor uses a clock design in which the bus clock is multiplied by a
ratio to produce the processor’s internal (or “core”) clock. Unlike some of the mobile Pentium II
processor, the ratio used is programmed into the processor during manufacturing. The bus ratio
programmed into the processor is visible in bit positions 22 to 25, and 27 of the Power-on
相關(guān)PDF資料
PDF描述
BXM80533B933128 Microprocessor
KC80524NY450128 Microprocessor
KP80524NY450128 Microprocessor
RH8053GC017512 Microprocessor
RH8053GC021512 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BXM80536NC1400ES L7LS 制造商:Intel 功能描述:CELERON M,360,1.40GHZ,1M CACHE, 400MHZ FSB,1.26V,UFCPGA - Boxed Product (Development Kits)
BXMP1000 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1001 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1002 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER
BXMP1003 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER