- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2066 > BU21023MUV-E2 (Rohm Semiconductor)IC CTLR TOUCH PANEL 28VQFN PDF資料下載
參數(shù)資料
| 型號： | BU21023MUV-E2 |
| 廠商： | Rohm Semiconductor |
| 文件頁數(shù)： | 16/22頁 |
| 文件大小： | 0K |
| 描述： | IC CTLR TOUCH PANEL 28VQFN |
| 特色產(chǎn)品： | Resistive Touchscreen Controller Ics |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 電阻 |
| 觸摸面板接口： | 4，2 線 |
| 輸入數(shù)/鍵： | 1 TSC |
| 分辨率（位）： | 8 b |
| 評估套件： | * |
| 數(shù)據(jù)接口： | I²C，串行，SPI? |
| 電源電壓： | 1.8V，3V |
| 電流 - 電源： | 4mA |
| 工作溫度： | -20°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-QFN |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | BU21023MUV-E2DKR |
3
COMMERCIALTEMPERATURERANGE
IDT72V70810 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 1,024 x 1,024
PIN DESCRIPTION
SYMBOL
NAME
I/O
DESCRIPTION
GND
Ground.
Ground Rail.
Vcc
+3.3 Volt Power Supply.
TX0-7
TX Output 0 to 7
O
Serial data output stream. These streams have a data rate of 8.192 Mb/s.
(Three-state Outputs)
RX0-7
RX Input 0 to 7
I
Serial data input stream. These streams have a data rate of 8.192 Mb/s.
F0i
Frame Pulse
I
When the WFPS pin is LOW, this input accepts and automatically identifies frame synchronization signals formatted
according to ST-BUS and GCI specifications. When the WFPS pin is HIGH, this pin accepts a negative frame
pulse which conforms to WFPS formats.
FE/HCLK Frame Evaluation/
I
When the WFPS pin is LOW, this pin is the frame measurement input. When the WFPS pin is HIGH, the HCLK
HCLK Clock
(4.096 MHz clock) is required for frame alignment in the wide frame pulse (WFP) mode.
CLK
Clock
I
Serial clock for shifting data in/out on the serial streams (RX/TX 0-7). This input accepts a 16.384 MHz clock.
RESET
Device Reset
I
This input (active LOW) puts the IDT72V70810 in its reset state that clears the device internal counters, registers
(Schmitt Trigger Input)
and brings TX0-7 and microport data outputs to a high-impedance state. The time constant for a power
up reset circuit must be a minimum of five times the rise time of the power supply. In normal operation, the
RESET pin must be held LOW for a minimum of 100ns to reset the device.
WFPS
Wide Frame
I
When 1, enables the wide frame pulse (WFP) Frame Alignment interface. When 0, the device operates in
Pulse Select
ST-BUS/GCI mode.
A0-7
Address 0-7
I
When non-multiplexed CPU bus operation is selected, these lines provide the A0-A7 address lines to the internal
memories.
DS/
RD
Data Strobe/Read
I
For Motorola multiplexed bus operation, this input is DS. This active HIGH DS input works in conjunction with
CS
to enable the read and write operations. For Motorola non-multiplexed CPU bus operation, this input is DS. This
active LOW input works in conjunction with
CS to enable the read and write operations. For Intel multiplexed bus
operation, this input is
RD. This active LOW input sets the data bus lines (AD0-7, D8-15) as outputs.
R/
W / WR Read/Write / Write
I
In the cases of Motorola non-multiplexed and multiplexed bus operations, this input is R/
W. This input controls
the direction of the data bus lines (AD0-7, D8-15) during a microprocessor access. For Intel multiplexed bus
operation, this input is
WR. This active LOW input is used with RD to control the data bus (AD0-7) lines as inputs.
CS
Chip Select
I
Active LOW input used by a microprocessor to activate the microprocessor port of IDT72V70810.
AS/ALE
Address Strobe or
I
This input is used if multiplexed bus operation is selected via the IM input pin. For Motorola non-multiplexed
Latch Enable
bus operation, connect this pin to ground.
IM
CPU Interface Mode
I
When IM is HIGH, the microprocessor port is in the multiplexed mode. When IM is LOW, the microprocessor
port is in non-multiplexed mode.
AD0-7
Address/Data Bus 0 to 7 I/O
These pins are the eight least significant data bits of the microprocessor port. In multiplexed mode, these pins
are also the input address bits of the microprocessor port.
D8-15
Data Bus 8-15
I/O
These pins are the eight most significant data bits of the microprocessor port.
DTA
Data Transfer
O
This active LOW output signal indicates that a data bus transfer is complete. When the bus cycle ends, this pin
Acknowledgment
drives HIGH and then goes high-impedance, allowing for faster bus cycles with a weaker pull-up resistor. A
pull-up resistor is required to hold a HIGH level when the pin is in high-impedance.
CCO
Control Output
O
This is a 16.384 Mb/s output containing 2.048 bits per frame respectively. The level of each bit is determined
by the CCO bit in the connection memory. See External Drive Control Section.
ODE
Output Drive Enable
I
This is the output enable control for the TX0 to TX7 serial outputs. When ODE input is LOW and the OSB
bit of the IMS register is LOW, TX0-7 are in a high-impedance state. If this input is HIGH, the TX0-7
output drivers are enabled. However, each channel may still be put into a high-impedance state by using
the per channel control bit in the connection memory.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU4015B | IC SHIFT REGISTER DUAL 4B 16DIP |
| BU4S584G2-TL | IC SCHMITT TRIGGER SINGLE SSOP5 |
| BU7232SFVM-TR | IC COMPARATOR DUAL 5.5V MSOP-8 |
| BU7331EKN-E2 | IC CLOCK GEN 3CH PLL 20HQFN |
| BUF20820AIDCPRE4 | IC 18CH PROG V-REF GEN 38-HTSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU21023MUV-ME2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Resistive Type Touch Screen Controller ICs |
| BU21024FV-M | 制造商:ROHM 制造商全稱:Rohm 功能描述:Resistive Type Touch Screen Controller ICs |
| BU21024FV-ME2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Resistive Type Touch Screen Controller ICs |
| BU21024FV-M-E2 | 制造商:ROHM Semiconductor 功能描述: |
| BU21024GUL-ME2 | 制造商:ROHM 制造商全稱:Rohm 功能描述:Resistive Type Touch Screen Controller ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。