參數(shù)資料
型號(hào)： BU-65743F3-210
廠商： DATA DEVICE CORP
元件分類(lèi)： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
封裝： 0.880 INCH, CERAMIC, QFP-80
文件頁(yè)數(shù)： 40/75頁(yè)
文件大?。?/td> 532K
代理商： BU-65743F3-210
45
Data Device Corporation
www.ddc-web.com
BU-65743/65843/65863/65864
D-06/04-0
FIGURE 15. PCI READ OF PCI-ACE IF REGISTERS (BAR1 800-81CH)
1
2
3
4
5
6
7
PCI memory read from PCI-ACE interface register space (BAR1 800-81Ch)
ADRS
DATA
BYTE ENABLES
6h
0ns
50ns
100ns
150ns
I
PCICLK
IO
AD
I
C/BE[3:0]#
I
FRAME#
I
IRDY#
O
TRDY#
O
STOP#
O
DEVSEL#
Note that one of the conditions for enquing a DRR is that the
write FIFO must be empty. For efficient use of PCI bus band-
width, the driver software should be written such that it checks
the FIFO condition (BAR1 800-81CH registers are directly read-
able, bypassing the DRR mechanism) before reading from the
other PCI Mini-ACE Mark3/Micro-ACE TE locations. If the FIFO
is not empty (BAR1 800h bit 30 is the FIFO not empty flag) and
a read is attempted, the bus master will be using PCI bandwidth
repeating the read request while the FIFO empties, BEFORE the
read request is actually enqued as a DRR.
When reading ACE memory (BAR0), any combination of byte
enables is supported, but the PCI Mini-ACE Mark3/Micro-ACE
TE will drive the entire word onto the AD lines when only a sin-
gle byte enable in the word is asserted.
When reading ACE registers (BAR 00-FCh), byte enable combi-
nations where only a single byte within a word is requested will
cause the PCI Mini-ACE Mark3/Micro-ACE TE to terminate the
transaction with a target abort. The PCI Mini-ACE Mark3/Micro-
ACE TE will drive all zeros onto the AD lines if only the upper
word byte enables or no byte enables are asserted.
With relation to actual timing, PCI double word reads of ACE
memory (BAR0) will take longer to complete than single word
ACE memory reads because the internal ACE memory data path
is 16 bits wide. In addition, read cycles will take longer to com-
plete with slower ACE clocks. See Table 63 for min/max formulas
for calculating completion time for the various types of reads.
相關(guān)PDF資料
PDF描述
BU-65843F3-320 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
BU-65864B3-E02 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PBGA324
BU-61559D1-540Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-550S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-680 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU6574FV 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:Silicon monolithic integrated circuit
BU6574FV-E2 功能描述:IC ANALOG FRONT END SSOP20 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
BU6577FV 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:Silicon monolithic integrated circuit
BU6577FV-E2 制造商:ROHM Semiconductor 功能描述:ANALOG FRONT END - Tape and Reel
BU6581KV 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:コミュニケーションLSI
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*