參數(shù)資料
型號: BD7851FP-E2
廠商: Rohm Semiconductor
文件頁數(shù): 4/18頁
文件大?。?/td> 0K
描述: IC LED DRIVER LINEAR 25-HSOP
標(biāo)準(zhǔn)包裝: 1
恒定電流:
拓?fù)洌?/td> 線性
輸出數(shù): 16
內(nèi)部驅(qū)動器:
類型 - 主要: 通用
電源電壓: 4.5 V ~ 5.5 V
輸出電壓: 10V
安裝類型: 表面貼裝
封裝/外殼: 25-SOP(0.213",5.40mm)+ 2 翼片
供應(yīng)商設(shè)備封裝: 25-HSOP
包裝: 標(biāo)準(zhǔn)包裝
工作溫度: -30°C ~ 85°C
產(chǎn)品目錄頁面: 1372 (CN2011-ZH PDF)
其它名稱: BD7851FP-E2DKR
BU2050F,BU2092F,BU2092FV,BU2099FV,BD7851FP,BU2152FS
Technical Note
12/24
www.rohm.com
2009.06 - Rev.A
2009 ROHM Co., Ltd. All rights reserved.
【BU2099FV
●Pin descriptions
Pin No.
Pin Name
I/O
Function
1
VSS
-
GND
2
N.C.
-
Non connected
3
DATA
I
Serial Data Input
4
CLOCK
I
Shift clock of Shift register (Rising Edge Trigger)
5
LCK
I
Latch clock of Storage register (Rising Edge Trigger)
6~17
Q0~Q11
(Qx)
O
Parallel Data Output (Nch Open Drain FET)
Latch Data
L
H
Output FET
ON
OFF
18
SO
O
Serial Data Output
19
OE
I
Output Enable Control Input
*OE pin is pulled down to Vss.
20
VDD
-
Power Supply
●Timing chart
Fig. 7
1.
After the power is turned on and the voltage is stabilized, LCK should be activates, after clocking 12 data bits into
the DATA terminal.
2.
Qx parallel output data of the shift register is set after the 12
th clock by the LCK.
3.
Since the LCK is a label latch, data is retained in the “L” section and renewed in the “H” section of the LCK.
4.
Data retained in the internal latch circuit is output when the OE is in the “L” section.
5.
The final stage data of the shift register is output to the SO by synchronizing with the rise time of the CLOCK.
[Truth Table]
Input
Function
CLOCK
DATA
LCK
OE
×
H
All the output data output “H” with pull-up.
×
L
The Q0~Q11 output can be enable and output the data of storage register.
L
×
Store “L” in the first stage data of shift register, the previous stage data in the
others. (The conditions of storage register and output have no change.)
H
×
Store “H” in the first stage data of shift register, the previous stage data in the
others. (The conditions of storage register and output have no change.)
×
The data of shift register has no change.
SO outputs the final stage data of shift register with synchronized falling
edge of CLOCK, not controlled by OE.
×
The data of shift register is transferred to the storage register.
×
The data of storage register has no change.
*The Q0~Q11 output have a Nch open drain Tr. The Tr is ON when data from shift register is “L”, and Tr is OFF when data is “H”.
CLOCK
LCK
DATA
DATA12
DATA11
DATA10
DATA2
DATA1
OE
Qx
Previous DATA
DATA
SO
Previous
DATA 11
Previous
DATA 11
DATA12
DATA11
“H”
相關(guān)PDF資料
PDF描述
EEC05DREI-S93 CONN EDGECARD 10POS .100 EYELET
RW2-0512D/SMD CONV DC/DC 2W 4.5-9VIN +/-12VOUT
TRJD686M016RRJ CAP TANT 68UF 16V 20% 2917
ADSP-21479BCPZ-1A IC DSP SHARK 200MHZ 88LFCSP
MLP2520S4R7S INDUCTOR MULTILAYER 4.7UH 1008
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BD786 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | DARLINGTON | PNP | 45V V(BR)CEO | 4A I(C) | TO-127VAR
BD7861KN-E2 制造商:ROHM 制造商全稱:Rohm 功能描述:Mixer & Selector IC with PCM CODEC and 16bit D/A Converter
BD787 功能描述:兩極晶體管 - BJT 4A 60V 15W NPN RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2
BD787/D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Complementary Plastic Silicon Power Transistors
BD787_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Complementary Plastic Silicon Power Transistors