TYPICAL IDD vs. " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ATTINY13A-SH
寤犲晢锛� Atmel
鏂囦欢闋佹暩(sh霉)锛� 4/67闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MCU AVR 1K FLASH 20MHZ 8SOIC
鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 MCU Product Line Introduction
tinyAVR Introduction
妯欐簴鍖呰锛� 95
绯诲垪锛� AVR® ATtiny
鏍稿績铏曠悊鍣細 AVR
鑺珨灏哄锛� 8-浣�
閫熷害锛� 20MHz
澶栧湇瑷倷锛� 娆犲妾㈡脯/寰╀綅锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 6
绋嬪簭瀛樺劜鍣ㄥ閲忥細 1KB锛�512 x 16锛�
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 闁冨瓨
EEPROM 澶�?銆�?/td> 64 x 8
RAM 瀹归噺锛� 64 x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 1.8 V ~ 5.5 V
鏁�(sh霉)鎿�(j霉)杞夋彌鍣細 A/D 4x10b
鎸暕鍣ㄥ瀷锛� 鍏ч儴
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 8-SOIC锛�0.209"锛�5.30mm 瀵級
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 612 (CN2011-ZH PDF)
閰嶇敤锛� ATSTK600-ND - DEV KIT FOR AVR/AVR32
ATAVRDRAGON-ND - KIT DRAGON FLASH MEM AVR
ATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
ATJTAGICE2-ND - AVR ON-CHIP D-BUG SYSTEM
2007 Microchip Technology Inc.
DS39597C-page 109
PIC16F72
FIGURE 15-5:
TYPICAL IDD vs. FOSC OVER VDD (LP MODE)
FIGURE 15-6:
MAXIMUM IDD vs. FOSC OVER VDD (LP MODE)
55
40
15
10
25
20
30
35
45
50
30
50
60
40
70
80
90
100
IDD
(
渭
A)
FOSC (kHz)
3.5V
3.0V
2.0V
5.5V
5.0V
4.5V
4.0V
2.5V
Typical: statistical mean @ 25掳C
Maximum: mean + 3
蟽 (-40掳C to +125掳C)
Minimum: mean 鈥� 3
蟽 (-40掳C to +125掳C)
30
20
30
50
60
40
70
80
90
100
IDD
(
渭
A)
FOSC (kHz)
40
50
60
70
80
90
100
5.5V
5.0V
4.5V
4.0V
3.5V
3.0V
2.5V
2.0V
鐩搁棞PDF璩囨枡
PDF鎻忚堪
ATTINY13A-SSH IC MCU AVR 1K FLASH 20MHZ 8SOIC
ATTINY13A-SSU IC MCU AVR 1K FLASH 20MHZ 8SOIC
BPBS8B96CAP1LF BPBS8B96CAP1LF COVER KIT 96P LF
HM2SC25A8LF HM2SC25A8LF MILLIPACS SHIELDING
HM2SC22A8LF MILLIPACS 2R SHIELDING
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
ATTINY13A-SHR 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU AVR 1KB FLSH 64B EE SRAM-20MHz NiPdAu RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
ATTINY13A-SN 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 1KB FLASH 64B EE 64B SRAM 20MHz RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
ATTINY13A-SNR 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU AVR 1KB FL 64B EE 64B SRAM 20MHz GRN RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
ATTINY13A-SS7 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU AVR 1KB FLSH 64B EE 64B SRAM+105C NiPdAu RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
ATTINY13A-SS7R 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU AVR 1KB FL 64B EE 64B SRAM JEDEC RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩笺€備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*