- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄22106 > ATF1504BE-7AU44 (Atmel)IC CPLD 64MC 1.8V 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | ATF1504BE-7AU44 |
| 廠商： | Atmel |
| 文件頁數(shù)： | 26/30頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD 64MC 1.8V 44-TQFP |
| 標準包裝： | 160 |
| 系列： | ATF15xx |
| 可編程類型： | 系統(tǒng)內(nèi)可編程（最少 10,000 次編程/擦除循環(huán)） |
| 最大延遲時間 tpd(1)： | 7.5ns |
| 電壓電源 - 內(nèi)部： | 1.7 V ~ 1.9 V |
| 宏單元數(shù)： | 64 |
| 輸入/輸出數(shù)： | 32 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 608 (CN2011-ZH PDF) |
| 配用： | ATF15XX-DK3-ND - KIT DEV FOR ATF15XX CPLD'S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁
5
3637B–PLD–1/08
ATF1504BE
Figure 1-3.
Block Diagram
Each of the 64 macrocells generates a buried feedback signal that goes to the global bus (see
Figure 1-3). Each input and I/O pin also feeds into the global bus. The switch matrix in each logic
block then selects 40 individual signals from the global bus. Each macrocell also generates a
foldback logic term that goes to a regional bus. Cascade logic between macrocells in the
ATF1504BE allows fast, efficient generation of complex logic functions. The ATF1504BE con-
tains eight such logic chains, each capable of creating sum term logic with a fan-in of up to 40
product terms.
The ATF1504BE macrocell, shown in Figure 1-4, is highly flexible and capable of supporting
complex logic functions operating at high speed. The macrocell consists of five sections: product
terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select
and enable, and logic array inputs.
A security fuse, when programmed, protects the contents of the ATF1504BE. Two bytes
(16 bits) of User Electronic Signature are accessible to the user for purposes such as storing
project name, part number, revision or date. The User Electronic Signature is accessible regard-
less of the state of the security fuse.
The ATF1504BE device supports In-System Programming (ISP) via the industry-standard 4-pin
JTAG interface (IEEE 1532 standard), and is fully compliant with IEEE 1149.1 for Boundary
Scan Test. ISP allows the device to be programmed without removing it from the printed circuit
board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to
be made in the field via software.
8 or 16
I/O (MC64)/GCLK3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSM44DSEH | CONN EDGECARD 88POS .156 EYELET |
| 7-530654-6 | CONN LOW PRO 22POS .156 SLD-EYE |
| EEM25DRKH | CONN EDGECARD 50POS DIP .156 SLD |
| GAL18V10B-10LP | IC PLD 10MACRO 5.0V 10NS 20PDIP |
| VI-B2Z-CY-F4 | CONVERTER MOD DC/DC 2V 20W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF1504SE | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Family Datasheet |
| ATF1504SE(L) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATF1502/04/08/16SE(L) Preliminary [Updated 9/02. 69 Pages] Second Generation Industry Compatible 5V Logic Doubling CPLDs 32-512 Macrocells. standard & low power w/ISP |
| ATF1504SL | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Family Datasheet |
| ATF1504SV-15AC100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| ATF1504SV-15AC44 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。