- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1904 > ATF1500ABV-15JI (Atmel)IC CPLD 15NS LOW VOLT PLCC PDF資料下載
參數(shù)資料
| 型號： | ATF1500ABV-15JI |
| 廠商： | Atmel |
| 文件頁數(shù)： | 16/18頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD 15NS LOW VOLT PLCC |
| 標準包裝： | 27 |
| 系列： | ATF15xx |
| 可編程類型： | 系統(tǒng)內(nèi)可編程（最少 10,000 次編程/擦除循環(huán)） |
| 最大延遲時間 tpd(1)： | 15.0ns |
| 電壓電源 - 內(nèi)部： | 3 V ~ 5.25 V |
| 宏單元數(shù)： | 32 |
| 輸入/輸出數(shù)： | 32 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC |
| 包裝： | 管件 |
| 其它名稱： | ATF1500ABV15JI |
7
0723K–PLD–6/05
ATF1500ABV
macrocells, this can be expanded to as many as 40 product terms with little small additional
delay.
The macrocell’s XOR gate allows efficient implementation of compare and arithmetic functions.
One input to the XOR comes from the OR sum term. The other XOR input can be a product term
or a fixed high or low level. For combinatorial outputs, the fixed-level input allows output polarity
selection. For registered functions, the fixed levels allow De Morgan minimization of the product
terms. The XOR gate is also used to emulate JK-type flip-flops.
10.3
Flip-flop
The ATF1500ABV’s flip-flop has very flexible data and control functions. The data input can
come from either the XOR gate or from a separate product term. Selecting the separate product
term allows creation of a buried registered feedback within a combinatorial output macrocell.
In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through
latch. In this mode, data passes through when the clock is high and is latched when the clock is
low.
The clock itself can be either the global CLK pin or an individual product term. The flip-flop
changes state on the clock’s rising edge. When the CLK pin is used as the clock, one of the
macrocell product terms can be selected as a clock enable. When the clock enable function is
active and the enable signal (product term) is low, all clock edges are ignored.
The flip-flop’s asynchronous reset signal (AR) can be either the pin global clear (GCLR), a prod-
uct term, or always off. AR can also be a logic OR of GCLR with a product term. The
asynchronous preset (AP) can be a product term or always off.
10.4
Output Select and Enable
The ATF1500ABV macrocell output can be selected as registered or combinatorial. When the
output is registered, the same registered signal is fed back internally to the global bus. When the
output is combinatorial, the buried feedback can be either the same combinatorial signal or it
can be the register output if the separate product term is chosen as the flip-flop input.
The output enable multiplexer (MOE) controls the output enable signals. Any buffer can be per-
manently enabled for simple output operation. Buffers can also be permanently disabled to allow
use of the pin as an input. In this configuration all the macrocell resources are still available,
including the buried feedback, expander and CASCADE logic.
The output enable for each macrocell can also be selected as either of the two OE pins or as an
individual product term.
10.5
Global/Regional Buses
The global bus contains all input and I/O pin signals as well as the buried feedback signal from
all 32 macrocells. Together with the complement of each signal, this provides a 68-bit bus as
input to every product term. Having the entire global bus available to each macrocell eliminates
any potential routing problems. With this architecture designs can be modified without requiring
pinout changes.
Each macrocell also generates a foldback product term. This signal goes to the regional bus,
and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell’s
product terms. The 16 foldback terms in each region allow generation of high fan-in sum terms
(up to 21 product terms) with little additional delay.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF1500AL-20JI | IC CPLD 20NS LOW POW 44PLCC |
| ATF1502ASV-15JI44 | IC CPLD EE HP 15NS 44-PLCC |
| ATF1502BE-5AX44 | IC CPLD 64MC 1.8V 44-TQFP |
| ATF1504ASVL-20QI100 | IC CPLD 20NS LOWV LOWPWR 100QPFP |
| ATF1504BE-5AX100 | IC CPLD 64MC 1.8V 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF1500ABVL | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE PLD |
| ATF1500ABVL-25AC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE PLD |
| ATF1500ABVL-25JC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High- Performance EE PLD |
| ATF1500AL | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance E2 PLD |
| ATF1500AL-20AC | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 32 MACROCELL LOW-PWR 5V-20NS RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。