參數(shù)資料
型號： AT89LP428-20PU
廠商： Atmel
文件頁數(shù)： 117/149頁
文件大小： 0K
描述： MCU 8051 4K FLASH SPI 28PDIP
產(chǎn)品培訓模塊： MCU Product Line Introduction
標準包裝： 14
系列： 89LP
核心處理器： 8051
芯體尺寸： 8-位
速度： 20MHz
連通性： SPI，UART/USART
外圍設(shè)備： 欠壓檢測/復位，POR，PWM，WDT
輸入/輸出數(shù)： 30
程序存儲器容量： 4KB（4K x 8）
程序存儲器類型： 閃存
EEPROM 大?。?/td> 512 x 8
RAM 容量： 768 x 8
電壓 - 電源 (Vcc/Vdd)： 2.4 V ~ 5.5 V
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 28-DIP（0.300"，7.62mm）
包裝： 管件
7
3654A–MICRO–8/09
AT89LP428/828
2.2
Comparison to Standard 8051
The AT89LP428/828 is part of a family of devices with enhanced features that are fully binary
compatible with the MCS-51 instruction set. In addition, most SFR addresses, bit assignments,
and pin alternate functions are identical to Atmel's existing standard 8051 products. However,
due to the high performance nature of the device, some system behaviors are different from
those of Atmel's standard 8051 products such as AT89S52 or AT89S2051. The major differ-
ences from the standard 8051 are outlined in the following paragraphs and may be useful to
users migrating to the AT89LP428/828 from older devices.
2.2.1
System Clock
The maximum CPU clock frequency equals the externally supplied XTAL1 frequency. The oscil-
lator is not divided by 2 to provide the internal clock and x2 mode is not supported.
2.2.2
Reset
The RST pin of the AT89LP428/828 is active-low as compared with the active-high reset in the
standard 8051. In addition, the RST pin is sampled every clock cycle and must be held low for a
minimum of two clock cycles, instead of 24 clock cycles, to be recognized as a valid reset.
2.2.3
Instruction Execution with Single-cycle Fetch
The CPU fetches one code byte from memory every clock cycle instead of every six clock
cycles. This greatly increases the throughput of the CPU. As a consequence, the CPU no longer
executes instructions in 12, 24 or 48 clock cycles. Each instruction executes in only 1 to 4 clock
cycles. See “Instruction Set Summary” on page 107 for more details.
2.2.4
Interrupt Handling
The interrupt controller polls the interrupt flags during the last clock cycle of any instruction. In
order for an interrupt to be serviced at the end of an instruction, its flag needs to have been
latched as active during the next to last clock cycle of the instruction, or in the last clock cycle of
the previous instruction if the current instruction executes in only a single clock cycle.
The external interrupt pins, INT0 and INT1, are sampled at every clock cycle instead of once
every 12 clock cycles. Coupled with the shorter instruction timing and faster interrupt response,
this leads to a higher maximum rate of incidence for the external interrupts.
The Serial Peripheral Interface (SPI) has a dedicated interrupt vector. The SPI no longer shares
its interrupt with the Serial Port and the ESP (IE2.2) bit replaces SPIE (SPCR.7).
2.2.5
Timer/Counters
By default Timer 0, Timer 1 and Timer 2 are incremented at a rate of once per clock cycle. This
compares to once every 12 clocks in the standard 8051. A common prescaler is available to
divide the time base for all timers and reduce the increment rate. The TPS
3-0 bits in the CLKREG
SFR control the prescaler (Table 6-2 on page 23). Setting TPS
3-0 = 1011B will cause the timers
to count once every 12 clocks.
The external Timer/Counter pins, T0, T1, T2 and T2EX, are sampled at every clock cycle instead
of once every 12 clock cycles. This increases the maximum rate at which the Counter modules
may function.
There is no difference in counting rate between Timer 2’s Auto-reload/Capture and Baud
Rate/Clock Out modes. All modes increment the timer once per clock cycle. Timer 2 in Baud
Rate or Clock Out mode increments at twice the rate of standard 8051s. Setting TPS
3-0 = 0001B
will force Timer 2 to count every two clocks.
相關(guān)PDF資料
PDF描述
AT89LP428-20JU MCU 8051 4K FLASH SPI 32PLCC
ATMEGA48V-10MU IC AVR MCU 4K 10MHZ 1.8V 32-QFN
ATMEGA48-20MU IC AVR MCU 4K 20MHZ 5V 32-QFN
ATMEGA48V-10AU IC AVR MCU 4K 10MHZ 1.8V 32TQFP
ATMEGA48-20AU IC AVR MCU 4K 20MHZ 5V 32TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT89LP51-20AU 功能描述:8位微控制器 -MCU Single Cycle 8051 4K ISP FL RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP51-20JU 功能描述:8位微控制器 -MCU Single Cycle 8051 4K ISP FL RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP51-20MU 功能描述:8位微控制器 -MCU Single Cycle 8051 4K ISP FL RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP51-20PU 功能描述:8位微控制器 -MCU Single Cycle 8051 4K ISP FL RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP51ED2-20AAU 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*