IH = VCC - 0.5V; XTAL2 N.C.;" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AT80C31X2-3CSUM
寤犲晢锛� Atmel
鏂囦欢闋佹暩(sh霉)锛� 21/42闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC 8031 MCU ROMLESS 40DIP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 216
绯诲垪锛� 80C
鏍稿績铏曠悊鍣細 8051
鑺珨灏哄锛� 8-浣�
閫熷害锛� 40/20MHz
閫i€氭€э細 UART/USART
澶栧湇瑷�(sh猫)鍌欙細 POR
杓稿叆/杓稿嚭鏁�(sh霉)锛� 32
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 ROMless
RAM 瀹归噺锛� 128 x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 4.5 V ~ 5.5 V
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 40-DIP锛�0.600"锛�15.24mm锛�
鍖呰锛� 绠′欢
28
4428E鈥�8051鈥�02/08
AT/TS80C31X2
V
IH = VCC - 0.5V; XTAL2 N.C.; EA = RST = Port 0 = VCC. ICC would be slightly higher if a crystal
oscillator used..
2. Idle I
CC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns,
V
IL = VSS + 0.5 V, VIH = VCC - 0.5 V; XTAL2 N.C; Port 0 = VCC; EA = RST = VSS (see Figure 14-
3.).
3. Power Down I
CC is measured with all output pins disconnected; EA = VSS, PORT 0 = VCC;
XTAL2 NC.; RST = V
SS (see Figure 14-4.).
4. Capacitance loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed
on the V
OLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharg-
ing into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus
operation. In the worst cases (capacitive loading 100pF), the noise pulse on the ALE line may
exceed 0.45V with maxi V
OL peak 0.6V. A Schmitt Trigger use is not necessary.
5. Typicals are based on a limited number of samples and are not guaranteed. The values listed
are at room temperature and 5V.
6. Under steady state (non-transient) conditions, I
OL must be externally limited as follows:
Maximum I
OL per port pin: 10 mA
Maximum IOL per 8-bit port:
Port 0: 26 mA
Ports 1, 2 and 3: 15 mA
Maximum total IOL for all output pins: 71 mA
If I
OL exceeds the test condition, VOL may exceed the related specification. Pins are not guar-
anteed to sink current greater than the listed test conditions.
7. For other values, please contact your sales office.
8. Operating I
CC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL =
5 ns (see Figure 14-5.), V
IL = VSS + 0.5 V,
VIH = VCC - 0.5V; XTAL2 N.C.; EA = Port 0 = VCC; RST = VSS. The internal ROM runs the code
80 FE (label: SJMP label). I
CC would be slightly higher if a crystal oscillator is used. Measure-
ments are made with OTP products when possible, which is the worst case.
Figure 14-1. ICC Test Condition, under reset
EA
VCC
ICC
(NC)
CLOCK
SIGNAL
V
CC
All other pins are disconnected.
RST
XTAL2
XTAL1
V
SS
V
CC
P0
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AT80251G2D-SLSUM IC 8051 MCU ROMLESS 44PLCC
AT80251G2D-SLSUL IC 8051 MCU ROMLESS 44PLCC
202516-1 CONN HOUSING COAXI SKT 42POS BLK
213522-1 M-SERIES KIT 34P V.35
201310-1 CONN HOUSING PLUG 75POS BLACK
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AT80C31X2-3CSUV 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:8-bit CMOS Microcontroller ROMless
AT80C31X2-DDW 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU Microcontroller RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT
AT80C31X2-RLTUL 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU RLESS 31X2 40MHZ 3V COM RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT
AT80C31X2-RLTUM 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU RLESS 31X2 40MHZ RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT
AT80C31X2-RLTUV 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:8-bit CMOS Microcontroller ROMless