參數(shù)資料
型號(hào)： AT32UC3L064-ZAUT
廠商： Atmel
文件頁數(shù)： 75/174頁
文件大?。?/td> 0K
描述： MCU AVR32 64KB FLASH 48VQFN
產(chǎn)品培訓(xùn)模塊： MCU Product Line Introduction
AVR® UC3 Introduction
標(biāo)準(zhǔn)包裝： 2,080
系列： AVR®32 UC3 L
核心處理器： AVR
芯體尺寸： 32-位
速度： 50MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： 欠壓檢測(cè)/復(fù)位，DMA，POR，PWM，WDT
輸入/輸出數(shù)： 36
程序存儲(chǔ)器容量： 64KB（64K x 8）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 16K x 8
電壓 - 電源 (Vcc/Vdd)： 1.62 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 9x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 48-VFQFN 裸露焊盤
包裝： 托盤
其它名稱： 32UC3L064-ZAUT
32UC3L064-ZAUT-ND
28
32099I–01/2012
AT32UC3L016/32/64
relative to EVBA. The autovector offset has 14 address bits, giving an offset of maximum 16384
bytes. The target address of the event handler is calculated as (EVBA | event_handler_offset),
not (EVBA + event_handler_offset), so EVBA and exception code segments must be set up
appropriately. The same mechanisms are used to service all different types of events, including
interrupt requests, yielding a uniform event handling scheme.
An interrupt controller does the priority handling of the interrupts and provides the autovector off-
set to the CPU.
4.5.1
System Stack Issues
Event handling in AVR32UC uses the system stack pointed to by the system stack pointer,
SP_SYS, for pushing and popping R8-R12, LR, status register, and return address. Since event
code may be timing-critical, SP_SYS should point to memory addresses in the IRAM section,
since the timing of accesses to this memory section is both fast and deterministic.
The user must also make sure that the system stack is large enough so that any event is able to
push the required registers to stack. If the system stack is full, and an event occurs, the system
will enter an UNDEFINED state.
4.5.2
Exceptions and Interrupt Requests
When an event other than scall or debug request is received by the core, the following actions
are performed atomically:
1.
The pending event will not be accepted if it is masked. The I3M, I2M, I1M, I0M, EM, and
GM bits in the Status Register are used to mask different events. Not all events can be
masked. A few critical events (NMI, Unrecoverable Exception, TLB Multiple Hit, and
Bus Error) can not be masked. When an event is accepted, hardware automatically
sets the mask bits corresponding to all sources with equal or lower priority. This inhibits
acceptance of other events of the same or lower priority, except for the critical events
listed above. Software may choose to clear some or all of these bits after saving the
necessary state if other priority schemes are desired. It is the event source’s respons-
ability to ensure that their events are left pending until accepted by the CPU.
2.
When a request is accepted, the Status Register and Program Counter of the current
context is stored to the system stack. If the event is an INT0, INT1, INT2, or INT3, reg-
isters R8-R12 and LR are also automatically stored to stack. Storing the Status
Register ensures that the core is returned to the previous execution mode when the
current event handling is completed. When exceptions occur, both the EM and GM bits
are set, and the application may manually enable nested exceptions if desired by clear-
ing the appropriate bit. Each exception handler has a dedicated handler address, and
this address uniquely identifies the exception source.
3.
The Mode bits are set to reflect the priority of the accepted event, and the correct regis-
ter file bank is selected. The address of the event handler, as shown in Table 4-4 on
page 31, is loaded into the Program Counter.
The execution of the event handler routine then continues from the effective address calculated.
The rete instruction signals the end of the event. When encountered, the Return Status Register
and Return Address Register are popped from the system stack and restored to the Status Reg-
ister and Program Counter. If the rete instruction returns from INT0, INT1, INT2, or INT3,
registers R8-R12 and LR are also popped from the system stack. The restored Status Register
contains information allowing the core to resume operation in the previous execution mode. This
concludes the event handling.
相關(guān)PDF資料
PDF描述
VE-J1Z-IW-F2 CONVERTER MOD DC/DC 2V 40W
VE-B3R-IY-F2 CONVERTER MOD DC/DC 7.5V 50W
VJ1825A223JBBAT4X CAP CER 0.022UF 100V 5% NP0 1825
VJ1825A223KBBAT4X CAP CER 0.022UF 100V NP0 1825
VE-J1Y-IY-F4 CONVERTER MOD DC/DC 3.3V 33W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT32UC3L0-XPLD 功能描述:開發(fā)板和工具包 - AVR UC3 L0 Xplained Eval Kit RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評(píng)估:ATMega32U4 核心:AVR 接口類型:I2C, UART, USB 工作電源電壓:6 V to 20 V
AT32UC3L-EK 功能描述:開發(fā)板和工具包 - AVR AVR32 Eval Kit for AT32UC3L Series RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評(píng)估:ATMega32U4 核心:AVR 接口類型:I2C, UART, USB 工作電源電壓:6 V to 20 V
AT33 制造商:Panasonic Industrial Company 功能描述:KIT
AT-33 功能描述:揚(yáng)聲器與變頻器 PZ 96dB 2500Hz 15Vpp RoHS:否 制造商:PUI Audio 產(chǎn)品:Speakers 類型:Electromagnetic 頻率:900 Hz to 12 kHz 聲壓級(jí):88 dBA 阻抗:8 Ohms 功率額定值:1.2 W 形狀:Round 端接類型:Solder Pad 直徑:15 mm 長(zhǎng)度: 寬度: 深度:4.4 mm 磁體材料:Neodymium Iron Boran (NdFeB) 圓錐體材料:Mylar
AT3-3 制造商:AIMCO 功能描述:Steel Track 3 Ft Long
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*