參數(shù)資料
型號： AT32UC3L064-ZAUT
廠商： Atmel
文件頁數(shù)： 152/174頁
文件大小： 0K
描述： MCU AVR32 64KB FLASH 48VQFN
產(chǎn)品培訓模塊： MCU Product Line Introduction
AVR® UC3 Introduction
標準包裝： 2,080
系列： AVR®32 UC3 L
核心處理器： AVR
芯體尺寸： 32-位
速度： 50MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： 欠壓檢測/復位，DMA，POR，PWM，WDT
輸入/輸出數(shù)： 36
程序存儲器容量： 64KB（64K x 8）
程序存儲器類型： 閃存
RAM 容量： 16K x 8
電壓 - 電源 (Vcc/Vdd)： 1.62 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 9x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 48-VFQFN 裸露焊盤
包裝： 托盤
其它名稱： 32UC3L064-ZAUT
32UC3L064-ZAUT-ND
79
32099I–01/2012
AT32UC3L016/32/64
also the other word in the same 64-bit location is read. The first word is output on the bus, and
the other word is put into an internal buffer. If a read to a sequential address is to be performed
in the next cycle, the buffered word is output on the bus, while the next 64-bit location is read
from the flash memory. Thus, latency in 1 wait state mode is hidden for sequential fetches.
The programmer can select the wait states required by writing to the FWS field in the Flash Con-
trol Register (FCR). It is the responsibility of the programmer to select a number of wait states
compatible with the clock frequency and timing characteristics of the flash memory.
In 0ws mode, no wait states are encountered on any flash read operations. In 1 ws mode, one
stall cycle is encountered on the first access in a single or burst transfer. In 1 ws mode, if the first
access in a burst access is to an address that is not 64-bit aligned, an additional stall cycle is
also encountered when reading the second word in the burst. All subsequent words in the burst
are accessed without any stall cycles.
The Flash Controller provides two sets of buffers that can be enabled in order to speed up
instruction fetching. These buffers can be enabled by writing a one to the FCR.SEQBUF and
FCR.BRBUF bits. The SEQBUF bit enables buffering hardware optimizing sequential instruction
fetches. The BRBUF bit enables buffering hardware optimizing tight inner loops. These buffers
are never used when the flash is in 0 wait state mode. Usually, both these buffers should be
enabled when operating in 1 wait state mode. Some users requiring absolute cycle determinism
may want to keep the buffers disabled.
The Flash Controller address space is displayed in Figure 8-1. The memory space between
address pw and the User page is reserved, and reading addresses in this space returns an
undefined result. The User page is permanently mapped to an offset of 0x00800000 from the
start address of the flash memory.
Table 8-1.
User Page Addresses
Memory type
Start address, byte sized
Size
Main array
0
pw bytes
User
0x00800000
w bytes
相關(guān)PDF資料
PDF描述
VE-J1Z-IW-F2 CONVERTER MOD DC/DC 2V 40W
VE-B3R-IY-F2 CONVERTER MOD DC/DC 7.5V 50W
VJ1825A223JBBAT4X CAP CER 0.022UF 100V 5% NP0 1825
VJ1825A223KBBAT4X CAP CER 0.022UF 100V NP0 1825
VE-J1Y-IY-F4 CONVERTER MOD DC/DC 3.3V 33W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT32UC3L0-XPLD 功能描述:開發(fā)板和工具包 - AVR UC3 L0 Xplained Eval Kit RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評估:ATMega32U4 核心:AVR 接口類型:I2C, UART, USB 工作電源電壓:6 V to 20 V
AT32UC3L-EK 功能描述:開發(fā)板和工具包 - AVR AVR32 Eval Kit for AT32UC3L Series RoHS:否 制造商:Arduino 產(chǎn)品:Evaluation Boards 工具用于評估:ATMega32U4 核心:AVR 接口類型:I2C, UART, USB 工作電源電壓:6 V to 20 V
AT33 制造商:Panasonic Industrial Company 功能描述:KIT
AT-33 功能描述:揚聲器與變頻器 PZ 96dB 2500Hz 15Vpp RoHS:否 制造商:PUI Audio 產(chǎn)品:Speakers 類型:Electromagnetic 頻率:900 Hz to 12 kHz 聲壓級:88 dBA 阻抗:8 Ohms 功率額定值:1.2 W 形狀:Round 端接類型:Solder Pad 直徑:15 mm 長度: 寬度: 深度:4.4 mm 磁體材料:Neodymium Iron Boran (NdFeB) 圓錐體材料:Mylar
AT3-3 制造商:AIMCO 功能描述:Steel Track 3 Ft Long
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*