參數(shù)資料
型號: AT32UC3A3256-CTUT
廠商: Atmel
文件頁數(shù): 82/94頁
文件大?。?/td> 0K
描述: IC MCU AVR32 256KB FLASH 144TBGA
產(chǎn)品培訓模塊: AVR UC3 Audio Application
MCU Product Line Introduction
AVR EVK1105 Digital Audio Gateway Kit
AVR® UC3 Introduction
標準包裝: 840
系列: AVR®32 UC3 A3
核心處理器: AVR
芯體尺寸: 32-位
速度: 66MHz
連通性: EBI/EMI,I²C,IrDA,MMC,SPI,SSC,UART/USART,USB OTG
外圍設備: 欠壓檢測/復位,DMA,POR,WDT
輸入/輸出數(shù): 110
程序存儲器容量: 256KB(256K x 8)
程序存儲器類型: 閃存
RAM 容量: 128K x 8
電壓 - 電源 (Vcc/Vdd): 1.65 V ~ 1.95 V
數(shù)據(jù)轉換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 144-TFBGA
包裝: 托盤
產(chǎn)品目錄頁面: 615 (CN2011-ZH PDF)
配用: ATEVK1104-ND - KIT DEV/EVAL FOR AVR32 AT32UC3A
ATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMR
ATEVK1100-ND - KIT DEV/EVAL FOR AVR32 AT32UC3A
83
32072SH–AVR32–10/2012
AT32UC3A3
SMBALERT bit may be set after reset
The SMBus Alert (SMBALERT) bit in the Status Register (SR) might be erroneously set after
system reset.
Fix/Workaround
After system reset, clear the SR.SMBALERT bit before commencing any TWI transfer.
10.2.13
TWIS
Clearing the NAK bit before the BTF bit is set locks up the TWI bus
When the TWIS is in transmit mode, clearing the NAK Received (NAK) bit of the Status Reg-
ister (SR) before the end of the Acknowledge/Not Acknowledge cycle will cause the TWIS to
attempt to continue transmitting data, thus locking up the bus.
Fix/Workaround
Clear SR.NAK only after the Byte Transfer Finished (BTF) bit of the same register has been
set.
TWIS stretch on Address match error
When the TWIS stretches TWCK due to a slave address match, it also holds TWD low for
the same duration if it is to be receiving data. When TWIS releases TWCK, it releases TWD
at the same time. This can cause a TWI timing violation.
Fix/Workaround
None.
10.2.14
MCI
MCI_CLK features is not available on PX12, PX13 and PX40
Fix/Workaround
MCI_CLK feature is available on PA27 only.
The busy signal of the responses R1b is not taken in account for CMD12
STOP_TRANSFER
It is not possible to know the busy status of the card during the response (R1b) for the com-
mands CMD12.
Fix/Workaround
The card busy line should be polled through the GPIO Input Value register (IVR) for com-
mands CMD12.
10.2.15
SSC
Frame Synchro and Frame Synchro Data are delayed by one clock cycle
The frame synchro and the frame synchro data are delayed from 1 SSC_CLOCK when:
- Clock is CKDIV
- The START is selected on either a frame synchro edge or a level
- Frame synchro data is enabled
- Transmit clock is gated on output (through CKO field)
Fix/Workaround
Transmit or receive CLOCK must not be gated (by the mean of CKO field) when START
condition is performed on a generated frame synchro.
相關PDF資料
PDF描述
VE-2NZ-IY-F2 CONVERTER MOD DC/DC 2V 20W
AT91M55800A-33CJ IC ARM MCU 16BIT 176BGA
VE-2NZ-IY-F1 CONVERTER MOD DC/DC 2V 20W
VE-2NZ-IX-F3 CONVERTER MOD DC/DC 2V 30W
VE-2NZ-IX-F2 CONVERTER MOD DC/DC 2V 30W
相關代理商/技術參數(shù)
參數(shù)描述
AT32UC3A3256-CTUT SL383 制造商:Atmel Corporation 功能描述:
AT32UC3A3256-DDW 功能描述:32位微控制器 - MCU UC3A3 256Kb flash - 256Kflash UC3A - Wafer RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT
AT32UC3A3256S 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bit AVR? Microcontroller
AT32UC3A3256S_09 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AVR32 32-Bit Microcontroller
AT32UC3A3256S_10 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bit AVR??Microcontroller