參數(shù)資料
型號: AT18F080-30XU
廠商: Atmel
文件頁數(shù): 12/16頁
文件大?。?/td> 0K
描述: IC FLASH CONFIG 7MBIT 20-TSSOP
產(chǎn)品變化通告: AT18F Family Obsolescence 06/Feb/2012
標準包裝: 74
可編程類型: 閃存
存儲容量: 7Mb
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
封裝/外殼: 20-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 20-TSSOP
包裝: 管件
產(chǎn)品目錄頁面: 609 (CN2011-ZH PDF)
5
3672A–CNFG–1/08
AT18F010/002/040/080 [Preliminary]
5.
Programming
AT18Fxx devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol.
This capability eliminates package handling normally required for programming and facilitates
rapid design iterations and field changes.
Atmel provides ISP hardware and software to allow programming of the AT18Fxx via the PC.
ISP is performed by using either a download cable or a comparable board tester or a simple
microprocessor interface.
To allow ISP programming support by the Automated Test Equipment (ATE) vendors, Serial
Vector Format (SVF) files can be created by the Atmel JCPS Software. Conversion to other ATE
tester format beside SVF is also possible
AT18Fxx devices can also be programmed using standard third-party programmers such as BP,
DataI/O, Hi-Lo, etc. Factory-preprogrammed devices, as required by customers, are also avail-
able for certain ordering quantities.
Contact your local Atmel representatives or Atmel PLD applications for details.
5.1
JTAG-BST Overview
The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the
AT18F series. The boundary-scan technique involves the inclusion of a shift-register stage (con-
tained in a boundary-scan cell) adjacent to each component so that signals at component
boundaries can be controlled and observed using scan testing principles. Each input pin and I/O
pin has its own boundary-scan cell (BSC) in order to support boundary-scan testing. The
AT18Fxx series does not currently include a Test Reset (TRST) input pin because the TAP con-
troller is automatically reset at power-up. The six JTAG BST modes supported include:
SAMPLE/PRELOAD, EXTEST, BYPASS and IDCODE. BST on the AT18Fxx series is imple-
mented using the Boundary-scan Definition Language (BSDL) described in the JTAG
specification (IEEE Standard 1149.1). Any third-party tool that supports the BSDL format can be
used to perform BST on the AT18Fxx series.
The AT18F series uses the four JTAG-standard I/O pins for In-System programming (ISP). The
AT18F series is programmable through the four JTAG pins using programming algorithm com-
patible with the IEEE JTAG Standard 1532. Programming is performed by using selectable
voltage levels of the programming signals from the JTAG ISP interface.
5.2
JTAG Boundary-scan Cell (BSC) Testing
The AT18F series has I/Os that contain boundary-scan cells (BSC) in order to support bound-
ary-scan testing as described in detail by IEEE Standard 1149.1. Input to the capture register
chain is fed in from the TDI pin while the output is directed to the TDO pin. Capture registers are
used to capture active device data signals, to shift data in and out of the device and to load data
into the update registers. Control signals are generated internally by the JTAG TAP controller.
相關PDF資料
PDF描述
AT22LV10L-25SI IC PLD EE 25NS LV UV 24-SOIC
AT32AP7000-CTUR IC MCU AVR32 256-CTBGA
AT32AP7001-ALUT IC MCU 32BIT AVR32 208-LQFP
AT32AP7002-CTUR IC MCU AVR32 196-CBGA
AT32UC3A0512-ALUT IC MCU AVR32 512KB FLASH 144LQFP
相關代理商/技術參數(shù)
參數(shù)描述
AT18F-DK3 功能描述:可編程邏輯 IC 開發(fā)工具 Development Kit for AT18F Series FPGAs RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
AT18V 制造商:Apex Tool Group 功能描述:Wrench;Adjustable;1-1/8in.(29mm);8in. Long;Blk Phosphate Fin;Alloy Steel;Carded
AT18V8Z-25DC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
AT18V8Z-25JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD
AT18V8Z-25PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD