ProASICPLUS Flash Family FPGAs 2- 8 v5.9 Boundary Scan (JTAG) P" />
參數(shù)資料
型號: APA300-CQ352B
廠商: Microsemi SoC
文件頁數(shù): 89/178頁
文件大?。?/td> 0K
描述: IC FPGA PROASIC+ 300K 352-CQFP
標準包裝: 1
系列: ProASICPLUS
RAM 位總計: 73728
輸入/輸出數(shù): 248
門數(shù): 300000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
封裝/外殼: 352-BFCQFP,帶拉桿
供應商設備封裝: 352-CQFP(75x75)
ProASICPLUS Flash Family FPGAs
2- 8
v5.9
Boundary Scan (JTAG)
ProASICPLUS devices are compatible with IEEE Standard
1149.1, which defines a set of hardware architecture and
mechanisms for cost-effective, board-level testing. The
basic ProASICPLUS boundary-scan logic circuit is composed
of the TAP (test access port), TAP controller, test data
registers, and instruction register (Figure 2-9). This circuit
supports all mandatory IEEE 1149.1 instructions (EXTEST,
SAMPLE/PRELOAD
and
BYPASS)
and
the
optional
IDCODE instruction (Table 2-6).
Each test section is accessed through the TAP, which has
five associated pins: TCK (test clock input), TDI and TDO
(test data input and output), TMS (test mode selector)
and TRST (test reset input). TMS, TDI and TRST are
equipped with pull-up resistors to ensure proper
operation when no input data is supplied to them. These
pins are dedicated for boundary-scan test usage. Actel
recommends that a nominal 20 k
Ω pull-up resistor is
added to TDO and TCK pins.
The TAP controller is a four-bit state machine (16 states)
that operates as shown in Figure 2-10 on page 2-9. The
1s and 0s represent the values that must be present at
TMS at a rising edge of TCK for the given state transition
to occur. IR and DR indicate that the instruction register
or the data register is operating in that state.
ProASICPLUS devices have to be programmed at least
once for complete boundary-scan functionality to be
available. Prior to being programmed, EXTEST is not
available. If boundary-scan functionality is required prior
to programming, refer to online technical support on the
Actel website and search for ProASICPLUS BSDL.
Figure 2-9 ProASICPLUS JTAG Boundary Scan Test Logic Circuit
Device
Logic
TDI
TCK
TMS
TRST
TDO
I/O
Bypass Register
Instruction
Register
TAP
Controller
Test Data
Registers
Table 2-6
Boundary-Scan Opcodes
Hex Opcode
EXTEST
00
SAMPLE/PRELOAD
01
IDCODE
0F
CLAMP
05
BYPASS
FF
Table 2-6
Boundary-Scan Opcodes
Hex Opcode
相關PDF資料
PDF描述
A42MX36-CQ256 IC FPGA MX SGL CHIP 54K 256-CQFP
93C46AT-I/ST IC EEPROM 1KBIT 2MHZ 8TSSOP
EP2AGX260FF35C6 IC ARRIA II GX 260K 1152FBGA
EP2AGX190FF35I5N IC ARRIA II GX 190K 1152FBGA
EP2AGX190FF35C4N IC ARRIA II GX 190K 1152FBGA
相關代理商/技術參數(shù)
參數(shù)描述
APA300-CQ352M 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 300K GATES 180MHZ 0.22UM 2.5V 352CQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA PROASIC+ 300K 352CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 248 I/O 352CQFP
APA300-CQB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-CQES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-CQGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-CQGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs