參數(shù)資料
型號： AM79C981
廠商： Advanced Micro Devices, Inc.
英文描述： Integrated Multiport Repeater Plus⑩ (IMR+⑩)
中文描述： 綜合多端中繼器加⑩（死亡率⑩）
文件頁數(shù)： 6/40頁
文件大?。?/td> 347K
代理商： AM79C981
1–76
Am79C981
P R E L I M I N A R Y
PIN DESCRIPTION
ACK
Acknowledge
Input, Active LOW
When this input is asserted, it signals to the requesting
IMR+ device that it may control the DAT and JAM pins.
If the IMR+ chip is not requesting control of the DAT line
(REQ pin HIGH), then the assertion of the ACK signal
indicates the presence of valid collision status on the
JAM or valid data on the DAT line.
AV
DD
Analog Power
Power Pin
These pins supply the +5 V to the RXD+/– receivers,
the DI+/– and CI+/– receivers, the DO+/– drivers, the
internal PLL, and the internal voltage reference of the
IMR+ device. These power pins should be decoupled
and kept separate from other power and ground
planes.
AV
SS
Analog Ground
Ground Pin
These pins are the 0 V reference for AV
COL
Expansion Collision
Input, Active LOW
When this input is asserted by an external arbiter, it sig-
nifies that more than one IMR+ device is active and that
each IMR+ device should generate the Collision Jam
sequence independently.
CI+, CI–
Control In
Input
AUI port differential receiver. Signals comply with IEEE
802.3, Section 7.
CRS
Carrier Sense
Output
The states of the internal carrier sense signals for the
AUI port and the eight twisted-pair ports are serially
output on this pin continuously. The output serial bit
stream is synchronized to the X
DAT
Data
Input/Output/3-State
In non-collision conditions, the active IMR+ device will
drive DAT with NRZ data, including regenerated pre-
amble. During collision, when JAM = HIGH, DAT is
used to signal a multiport (DAT = 0) or single-port
(DAT = 1) condition.
DD
.
1
clock.
When ACK is not asserted, DAT is in high impedance.
If REQ and ACK are both asserted, then DAT is an out-
put. If ACK is asserted and REQ not asserted, then
DAT is an input.
This pin needs to be either pulled up or pulled down
through a high-value resistor.
DI+, DI–
Data In
Input
AUI port differential receiver. Signals comply with IEEE
802.3, Section 7.
DO+, DO–
Data Out
Output
AUI port differential driver. Signals comply with IEEE
802.3, Section 7.
DV
DD
Digital Power
Power Pin
These pins supply +5 V to the logic portions of the
IMR+ chip and the TXP+/–, TXD+/–, and DO+/– line
drivers.
DV
SS
Digital Ground
Ground Pin
These pins are the 0 V reference for DV
DD
.
JAM
Jam
Input/Output/3-State
When JAM is asserted, the state of DAT will indicate
either a multiport (DAT = 0) or single-port (DAT = 1) col-
lision condition.
When ACK is not asserted, JAM is in high impedance.
If REQ and ACK are both asserted, then JAM is an out-
put. If ACK is asserted and REQ not asserted, then
JAM is an input.
This pin needs to be either pulled up or pulled down
through a high-value resistor.
DV
DD
Pin #
DV
SS
Pin #
Function
19
16
TP ports 0 & 1 drivers
28
31
TP ports 2 & 3 drivers
43, 49
35, 37, 46, 51
Core logic and expansion
and control pins
59
56
TP ports 4 & 5 drivers
68
71
TP ports 6 & 7 drivers
相關PDF資料
PDF描述
AM79C981JC Integrated Multiport Repeater Plus⑩ (IMR+⑩)
AM79C982 basic Integrated Multiport Repeater (bIMR)
AM79C982-4JC basic Integrated Multiport Repeater (bIMR)
AM79C982-8JC basic Integrated Multiport Repeater (bIMR)
AM79C983AKC Integrated Multiport Repeater 2 (IMR2⑩)
相關代理商/技術參數(shù)
參數(shù)描述
AM79C981JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Integrated Multiport Repeater Plus⑩ (IMR+⑩)
AM79C982 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:basic Integrated Multiport Repeater (bIMR)
AM79C982-4JC 制造商:Advanced Micro Devices 功能描述:LAN HUB CONTROLLER, 84 Pin, PLCC
AM79C982-8JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:basic Integrated Multiport Repeater (bIMR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*