- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C961AVCW (ADVANCED MICRO DEVICES INC) PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA PDF資料下載
參數(shù)資料
| 型號： | AM79C961AVCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁數(shù)： | 75/206頁 |
| 文件大?。?/td> | 1507K |
| 代理商： | AM79C961AVCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
Am79C961A
75
External Clock Drive Characteristics
When driving the oscillator from an external clock
source, XTAL2 must be left floating (unconnected). An
external clock having the following characteristics must
be used to ensure less than
±
0.5 ns jitter at DO
±
.
MENDEC Transmit Path
The transmit section encodes separate clock and NRZ
data input signals into a standard Manchester encoded
serial bit stream. The transmit outputs (DO
±
) are
designed to operate into terminated transmission lines.
When operating into a 78
terminated transmission
line, the transmit signaling meets the required output
levels and skew for Cheapernet, Ethernet, and
IEEE-802.3.
Transmitter Timing and Operation
A 20 MHz fundamental-mode crystal oscillator pro-
vides the basic timing reference for the MENDEC por-
tion of the PCnet-ISA II controller. The crystal input is
divided by two to create the internal transmit clock ref-
erence. Both clocks are fed into the Manchester
Encoder to generate the transitions in the encoded
data stream. The internal transmit clock is used by the
MENDEC to internally synchronize the Internal Trans-
mit Data (ITXDAT) from the controller and Internal
Transmit Enable (ITXEN). The internal transmit clock is
also used as a stable bit-rate clock by the receive sec-
tion of the MENDEC and controller.
The oscillator requires an external 0.005% crystal, or
an external 0.01% CMOS-level input as a reference.
The accuracy requirements, if an external crystal is
used, are tighter because allowance for the on-chip
oscillator must be made to deliver a final accuracy of
0.01%.
Transmission is enabled by the controller. As long as
the ITXEN request remains active, the serial output of
the controller will be Manchester encoded and appear
at DO
±
. When the internal request is dropped by the
controller, the differential transmit outputs go to one of
two idle states, dependent on TSEL in the Mode
Register (CSR15, bit 9):
Receive Path
The principal functions of the receiver are to signal the
PCnet-ISA II controller that there is information on the
receive pair, and to separate the incoming Manchester
encoded data stream into clock and NRZ data.
The receiver section (see Receiver Block Diagram)
consists of two parallel paths. The receive data path is
a zero threshold, wide bandwidth line receiver. The
carrier path is an offset threshold bandpass detecting
line receiver. Both receivers share common bias
networks to allow operation over a wide input common
mode range.
Input Signal Conditioning
Transient noise pulses at the input data stream are
rejected by the Noise Rejection Filter. Pulse width
rejection is proportional to transmit data rate which is
fixed at 10 MHz for Ethernet systems but which could
be different for proprietary networks. DC inputs more
negative than minus 100 mV are also suppressed.
The Carrier Detection circuitry detects the presence of
an incoming data packet by discerning and rejecting
noise from expected Manchester data, and controls the
stop and start of the phase-lock loop during clock
acquisition. Clock acquisition requires a valid
Manchester bit pattern of 1010b to lock onto the incom-
ing message.
When input amplitude and pulse width conditions are
met at DI
±
, a clock acquisition cycle is initiated.
Clock Acquisition
When there is no activity at DI
±
(receiver is idle), the
receive oscillator is phase-locked to STDCLK. The first
negative clock transition (bit cell center of first valid
Manchester
“
0") after clock acquisition begins inter-
rupts the receive oscillator. The oscillator is then
restarted at the second Manchester
“
0" (bit time 4) and
is phase-locked to it. As a result, the MENDEC
acquires the clock from the incoming Manchester bit
pattern in 4 bit times with a
“
1010" Manchester bit pat-
tern.
The internal receiver clock, IRXCLK, and the internal
received data, IRXDAT, are enabled 1/4 bit time after
clock acquisition in bit cell 5. IRXDAT is at a HIGH state
when the receiver is idle (no IRXCLK). IRXDAT how-
ever, is undefined when clock is acquired and may
remain HIGH or change to LOW state whenever IRX-
CLK is enabled. At 1/4 bit time through bit cell 5, the
controller portion of the PCnet-ISA II controller sees the
first IRXCLK transition. This also strobes in the
incoming fifth bit to the MENDEC as Manchester
“
1".
IRXDAT may make a transition after the IRXCLK rising
edge in bit cell 5, but its state is still undefined. The
Manchester
“
1" at bit 5 is clocked to IRXDAT output at
1/4 bit time in bit cell 6.
Clock Frequency:
20 MHz
±
0.01
%
Rise/Fall Time (tR/tF):
< 6 ns from 0.5 V to V
DD
–
0.5
XTAL1 HIGH/LOW Time
(tHIGH/tLOW):
40
–
60% duty cycle
XTAL1 Falling Edge to
Falling Edge Jitter:
<
±
0.2 ns at 2.5 V input (VDD/2)
TSEL LOW:
The idle state of DO
±
yields
“
zero
”
differential to operate transformer-coupled
loads
TSEL HIGH:
In this idle state, DO+ is positive with respect
to DO
–
(logical HIGH).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C961AVIW | PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
| Am79C965A | PCnet?-32 Single-Chip 32-Bit Ethernet Controller |
| AM79C970AKCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AKC | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C961AVI | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C961AVI\\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVI\W | 制造商:Rochester Electronics LLC 功能描述: |
| AM79C961AVIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。