- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940JCW (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940JCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 30/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940JCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
30
Am79C940
The Transmit FIFO data will not be overwritten until at
least 512 data bits have been transmitted onto the net-
work. If a collision occurs within the slot time (512 bit
time) window, the MACE device will generate a jam se-
quence (a 32-bit all zeroes pattern) before ceasing the
transmission. The Transmit FIFO will be reset to point at
the start of the transmit data field, and the message will
be retried after the random back-off interval has expired.
DETAILED FUNCTIONS
Block Level Description
The following sections describe the major sub-blocks of
and the external interfaces to the MACE device.
Bus Interface Unit (BIU)
The BIU performs the interface between the host or sys-
tem bus and the Transmit and Receive FIFOs, as well as
all chip control and status registers. The BIU can be con-
figured to accept data presented in either little-endian or
big endian format, minimizing the external logic required
to access the MACE device internal FIFOs and regis-
ters. In addition, the BIU directly supports 8-bit transfers
and incorporates features to simplify interfacing to 32-bit
systems using external latches.
Externally, the FIFOs appear as two independent regis-
ters located at individual addresses. The remainder of
the internal registers occupy 30 additional consecutive
addresses, and appear as 8-bits wide.
BIU to FIFO Data Path
The BIU operates assuming that the 16-bit data path to/
from the internal FIFOs is configured as two independ-
ent byte paths, activated by the Byte Enable signals
BE0
and
BE1
.
BE0
and
BE1
are only used during accesses to the
16-bit wide Transmit and Receive FIFOs. After hard-
ware or software reset, the BSWP bit will be cleared.
FIFO accesses to the MACE device will operate assum-
ing an Intel 80x86 type memory convention (most sig-
nificant byte of a word stored in the higher addressed
byte). Word data transfers to/from the FIFOs over the
DBUS
15–
0 lines will have the least significant byte lo-
cated on DBUS
7–
0 (activated by
BE0
) and the most sig-
nificant byte located on DBUS
15–8
(activated by
BE1
).
FIFO data can be read or written using either byte and/or
word operations.
If byte operation is required, read/write transfers can be
performed on either the upper or lower data bus by as-
serting the appropriate byte enable. For instance with
BSWP = 0, reading from or writing to DBUS
15–8
is ac-
complished by asserting
BE1
, and allows the data
stream to be read from or written to the appropriate
FIFO in byte order (byte 0, byte 1,....byte n). It is equally
valid to read or write the data stream using DBUS
7–
0
and by asserting
BE0
. For BSWP = 1, reading from or
writing to DBUS
15–8
is accomplished by asserting
BE0
,
and allows the byte stream to be transferred in byte
order.
When word operations are required, BSWP ensures
that the byte ordering of the target memory is compatible
with the 802.3 requirement to send/receive the data
stream in byte ascending order. With BSWP = 0, the
data transferred to/from the FIFO assumes that byte n
will be on DBUS
7–0
(activated by
BE0
) and byte n+1 will
be on DBUS
15–8
(activated by
BE1
). With BSWP = 1,
the data transferred to/from the FIFO assumes that byte
n will be presented on DBUS
15–8
(activated by
BE0
),
and byte n+1 will be on DBUS
7–0
(activated by
BE1
).
There are some additional special cases to the above
generalized rules, which are as follows:
(a) When performing byte read operations, both halves
of the data bus are driven with identical data, effec-
tively allowing the user to arbitrarily read from either
the upper or lower data bus, when only one of the
byte enables is activated.
(b) When byte write operations are performed, the
Transmit FIFO latency is affected. See the FIFO
Sub-System section for additional details.
(c) If a word read is performed on the last data byte of a
receive frame (
EOF
is asserted), and the message
contained an odd number of bytes but the host re-
quested a word operation by asserting both
BE0
and
BE1
, then the MACE device will present one
valid and one non-valid byte on the data bus. The
placement of valid data for the data byte is depend-
ent on the target memory architecture. Regardless
of BSWP, the single valid byte will be read from the
BE0
memory bank. If BSWP = 0,
BE0
corresponds
to DBUS7–0; if BSWP = 1,
BE0
corresponds to
DBUS15–8.
(d) If a byte read is performed when the last data byte is
read for a receive frame (when the MACE device
activates the
EOF
signal), then the same byte will
be presented on both the upper and lower byte of
the data bus, regardless of which byte enable was
activated (as is the case for all byte read opera-
tions).
(e) When writing the last byte in a transmit message to
the Transmit FIFO, the portion of the data bus that
the last byte is transferred over is irrelevant, provid-
ing the appropriate byte enable is used. For
BSWP = 0, data can be presented on DBUS
7–0
us-
ing
BE0
or DBUS15–8 using
BE1
. For BSWP = 1,
data can be presented on DBUS7–0 using
BE1
or
DBUS15–8 using
BE0
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940JI/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940KC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。