- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > AM7968 (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM7968 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁(yè)數(shù)： | 61/127頁(yè) |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
57
TAXIchip Integrated Circuits Technical Manual
3.2 V iolation Logic
The TAXI Receiver logic has been designed to detect the most common types of
transmission errors. It detects these errors by completely decoding the incoming data
patterns, and recognizes the following types of VIOLATIONS:
1. Illegal, reserved or unused data patterns (pure Violations).
2. Unused COMMAND combinations.
3. COMMAND in Upper half and DATA in Lower half pattern.
4. DATA in Upper half and COMMAND in Lower half pattern.
Type 1 and 2 VIOLATIONS are decoded and interpreted as either DATA or COMMAND
outputs with the appropriate STRB output. Type 3 & 4 VIOLATIONS are decoded as
COMMAND outputs with a CSTROBE output (even though one half would have been
transformed DATA/COMMAND or COMMAND/DATA by an error), since there is no
information available to the TAXI Receiver to indicate where the error lies. The user
needs to be aware of this possible transposition (possible with all four types of VIOLA-
TION), since the system must account for it. VIOLATION will always be the flag for
these detectable errors.
This method of detection is not 100% effective. As Appendix B shows, it will detect
approximately 50% of the possible double bit errors in Data. Double bit errors in
Command will be detected 99.8% of the time or more, depending upon the pattern
width. Appendix B contains a more detailed treatment of the efficiency of the violation
logic for the various data bit modes.
The method of detecting violations, is effective enough to be used to give an early
warning of transmission problems before the host’s error detection system would detect
the errors. It should not be used alone in fault sensitive systems, since it misses a
significant number of transmission errors which cause one valid DATA pattern to alias to
another VALID DATA PATTERN.
3.3 T AX I PLL Charac teristic s
The Phase Locked Loop in the TAXI Receiver is used to recover the data encoded in
the serial bit stream sent by the TAXI Transmitter. In order to ensure accurate data
recovery, the Receiver PLL must lock on to the underlying code rate of the Transmitter,
and must track minor changes in frequency and phase while rejecting noise superim-
posed on the bit stream. This noise includes both amplitude and phase/frequency
disturbances. Amplitude variations are dealt with in the Receiver’s input amplifier
(SERIN+/-), and are not passed through to the PLL, except for phase effects.
Phase/frequency noise, or jitter, can come from many sources, and can have many
different characteristics. Jitter can be introduced by the Transmitter, the Receiver, the
media interface or by the media itself. Examples of media induced jitter include reflec-
tions and edge perturbations caused by improper line termination, pulse width spreading
due to frequency dependent cable attenuation, and pulse dispersion caused by fiber
optic cable effects. Examples of media interface jitter include low light effects in optical
receivers and pulse width distortion caused by baseline shift (changing DC offset) in AC
coupled amplifiers.
The TAXI PLL has been optimized to allow correct data recovery in the presence of the
largest jitter possible. To this end, the PLL parameters, most notably loop bandwidth,
have been chosen to enhance the jitter tolerance of the TAXI Receiver.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM7968-125VBXA | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-125VBXA | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-125LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175LKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968/AM7969 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am7968/Am7969 - TAXIchip Integrated Circuits: Transparent Asynchronous Transmitter/Receiver Interface |
| AM7968-100/B3A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-100/BXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-100DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。