參數(shù)資料
型號(hào): AM7968
廠商: Advanced Micro Devices, Inc.
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: TAXIchip集成電路(透明異步Xmitter,接收器接口)
文件頁(yè)數(shù): 117/127頁(yè)
文件大小: 730K
代理商: AM7968
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)當(dāng)前第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
113
TAXIchip Integrated Circuits Technical Manual
active High, without any additional logic. The VLTN signal is used for both Command
and Data violations. Buffering of the DSTRB and VLTN signals may be necessary as
illustrated in Figure 15 to meet the drive requirements of the first column of registers.
Data/Command Output Note:
In this system, when a nonSync Command byte is received the data line values
corresponding to that byte will change to the values last output from the TAXI Receiver
data lines. Conversely, when a data byte is received the command line values for that
byte will change to the values last output from the TAXI Receiver command lines. This is
a characteristic of the example given and depends on how the command and data
information is latched.
Altering the Number of Output Bytes:
The above described design is an example of a four byte cascaded serial data receiving
system. The same design techniques can be used to expand or reduce the number of
bytes output at a time by the system. The considerations that should be taken into
account for an altered system deal with board space and part cost in accordance with
the requirements of the situation at hand. For board space note see the PAL Usage
section below.
PAL Usage:
In this system, the use of a PAL could greatly reduce the amount of board space used.
The PAL could incorporate all of the flip-flops and buffering logic as well as the first
column of registers that capture the system information. The reason a PAL was not
used in the system described above was to help ensure the understanding of the design
concept. For this application it is recommended that the timing considerations men-
tioned before should be investigated to ensure proper operation of the system.
相關(guān)PDF資料
PDF描述
AM7968-125VBXA TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125VBXA TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-125LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-125LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7968/AM7969 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am7968/Am7969 - TAXIchip Integrated Circuits: Transparent Asynchronous Transmitter/Receiver Interface
AM7968-100/B3A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-100/BXA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-100DC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter