參數(shù)資料
型號(hào): AM7968-175DC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 通用總線功能
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: LINE DRIVER, CDIP28
封裝: CERAMIC, DIP-28
文件頁(yè)數(shù): 43/127頁(yè)
文件大?。?/td> 730K
代理商: AM7968-175DC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
39
Am7968/Am7969
15. Jitter on X1
input must be less than
±
0.2 ns to ensure that automatic test equipment can properly measure device
switching characteristics. The X1 input frequency will determine the byte rate reference for the receiver byte clock.
16. This specification is the sum of Data Dependent Jitter, Duty Cycle Distortion, and Random Jitter.
18. ACK delay is determined by t
13
when the input latch is empty or by t
15
when the latch is full (Busy mode). Also note that ACK
will not rise if STRB does not remain HIGH until ACK rises.
19. If t
47A
(CNB
to CLK
setup) is violated, then output data will occur one byte time later.
20. All timing references are made with respect to +1.5 V for TTL–level signals or to the 50% point between V
OH
and V
OL
for
ECL signals. ECL input rise and fall times must be 2 ns
±
0.2 ns between 20% and 80% points. TTL input rise and fall times
must be 2 ns between 1 V and 2 V.
21. Device thresholds on the SERIN (+/–) pin(s) are verified during production test by ensuring that the input threshold is less
than V
IHS
(min) and greater than V
ILS
(max). The figure below shows the acceptable range (shaded area) for the transition
voltage.
22. Switching Characteristics are tested during 8-bit local mode operation.
23. The limit for this parameter cannot be derived from t
37
and t
42
.
24. This specification does not apply during reacquisition when CLK stretch can occur.
=
This parameter is guaranteed but is not included in production tests.
Notes listed correspond to the respective references made in the DC Characteristics and the Switching Characteristics
tables.
*
V
CC
V
CC
= 0.88 V
V
CC
= 1.165 V
Input threshold
transition voltage
V
CC
= 1.475 V
V
CC
= 1.81 V
相關(guān)PDF資料
PDF描述
Am7968-175DMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175LMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969 TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-125DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-125DKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7968-175DCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-175DKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175DMC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175JC 制造商:Rochester Electronics LLC 功能描述:
AM7968-175JC-G 制造商:Rochester Electronics LLC 功能描述:- Bulk