- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > Am7968-125LMC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號： | Am7968-125LMC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數(shù)： | 10/127頁 |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968-125LMC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
6
Am7968/Am7969
PIN DESCRIPTION
Am7968 TAXIchip Transmitter
ACK
Input-Strobe Acknowledge (TTL Output)
ACK High signifies that the Am7968 is ready to accept
new Data and Command. The timing of ACK’s response
to STRB depends on the condition of the Input Latch (in
given CLK cycle).
If the Input Latch is empty, data is immediately stored
and ACK closely follows STRB. If the Input Latch con-
tains previously stored data when STRB is asserted,
ACK is delayed until the next falling edge of CLK. Note
that for ACK to rise STRB must maintain HIGH for both
of the above conditions.
CI0
– CI1
Parallel Command In (TTL Inputs)
These two inputs accept parallel command information
from the host system. If one or more command bits are
logic “1”, the command bit pattern is latched, encoded,
and transmitted in place of any pattern on the
Data inputs.
CLK
Clock (TTL I/O)
CLK is an I/O pin that supplies the byte-rate clock refer-
ence to drive all internal logic. When TLS is connected to
ground (Local mode), CLK is enabled as a free-running
(byte-rate) clock output which runs at the Crystal Oscil-
lator frequency; this output can be used to drive the X1
input of TAXIchip Receivers or other system logic. In
Test mode CLK becomes an input
.
In Test Mode 1 CLK
is a Byte rate input and in Test Mode 2 it is a Bit
rate input.
DI0 – DI7
Parallel Data In (TTL Inputs)
These eight inputs accept parallel data from the host
system, to be latched, encoded and transmitted.
DI8/CI3
Parallel Data (8) In or Command (3) In (TTL Input)
DI
8
/CI
3
input is either Data or Command, depending
upon the state of DMS.
DI9/CI2
Parallel Data (9) In or Command (2) In (TTL Input)
DI
9
/CI
2
input is either Data or Command, depending
upon the state of DMS.
DMS
Data Mode Select (Input)
Data Mode Select input determines the Data pattern
width. When it is wired to GND, the Am7968 Transmitter
will assume Data to be eight bits wide, with four bits of
Command. When it is wired to V
CC
, the Am7968
Transmitter will assume Data to be nine bits wide, with
three bits of Command. If DMS is left floating (or termi-
nated to 1/2 V
CC
), the Am7968 will assume Data to be
ten bits wide, with two bits of Command.
GND1, GND2
Ground Pins
GND1 is a TTL I/O Ground and GND2 is an internal
Logic and Analog Ground.
RESET
PLL RESET (Input)
This pin is normally left open, but can be momentarily
grounded to force the internal PLL to reactivate lock.
This allows for correction in the unlikely occurrence of
PLL lockup on application of power.
RESET
has an internal pull-up resistor which causes it
to float high when left unconnected (50 K ohm nominal).
If this board is driven by a board Reset signal, an open
drain (or open collector) style output should be used to
insure the High level signal is at V
CC
.
SEROUT+, SEROUT–
Differential Serial Data Out (Differential Open Emit-
ter ECL Outputs)
These differential ECL outputs generate data at ECL
voltage levels referenced to +5.0 V. When connected to
appropriated pull down resistors, they are capable of
driving 50-
terminated lines, either directly or through
isolating capacitors.
STRB
Input Strobe Signal (TTL Input)
A rising edge on the STRB nput causes the Data (DI0 –
DI9) or the Command (CI0 – CI3) nputs to be latched
into the Am7968 Transmitter. The STRB signal is nor-
mally taken LOW after ACK has risen.
TLS
Test/Local Select (Input)
TLS input determines the mode of operation. When TLS
is wired to GND, the Am7968 Transmitter assumes a
Local mode connection to the media. It will output NRZI
encoded data, and will enable its CLK output driver. The
TLS pin should always be grounded during normal
operation.
When TLS is wired to V
CC
(Test Mode 1),the serial data
is NRZ, CLK becomes an input, and ACK timing is modi-
fied. This mode is only used for Automatic Test Equip-
ment (ATE) testing at full speed.
When this input is left unconnected, it floats to an inter-
mediate level which puts the Am7968 Transmitter into
its Test Mode 2. In Test Mode 2, the internal clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM7968-175DC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175DMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175LMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969 | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968-125PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-125PCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-125VB3A | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125VBXA | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175DC | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。