- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366548 > AM7968-125JC (ADVANCED MICRO DEVICES INC) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM7968-125JC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | LINE DRIVER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 80/127頁(yè) |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968-125JC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
76
TAXIchip Integrated Circuits Technical Manual
7.1 T ransmit Casc aded Data with a S ingle T AX I T ransmitter
For systems that require data transfer wider than a single byte, a single TAXI Transmit-
ter can be used to cascade the multiple bytes. This operation allows the data to be
multiplexed onto a single serial link, and then automatically demultiplexed and restored
to the original word width. The TAXI Receiver performs this demux operation automati-
cally when connected in the cascade configuration illustrated in the TAXlchip data sheet
and section 7.2.
The circuit shown in Figure 7-2 illustrates the basic technique that may be used to
control multiplexing of word-wide data into a single TAXI Transmitter.
This circuit assumes that the data to be transmitted is stored in appropriate registers
that are all loaded simultaneously. While many systems will already include these
storage elements, in the diagram these registers are shown as 74ALS374octal D
flipflops. They could be any register with the appropriate number of bits for the data, and
a three-state controllable output. The registers are connected in a TRISTATE MUX
configuration wherein each output can be selected individually.
To clarify the illustration of the technique, the Command lines are not used, and have
been tied low. In systems that send Commands as part of the data stream, these lines
would be buffered in the same way as the data, except that the unused bits (or bytes)
need to be held low when Data is to be sent.
The controllerfor the automatic multiplexer consists of a shift register that can be loaded
with a 0that shifts through and selects each data register in sequence, and strobes the
TAXI Transmitter. In the attached figure, this shift register is a 74LS174 but any
collection of flip-flops would serve as well. The shifter is loaded with a 0when STROBE,
the signal that loads data into the registers, is a 1 The NAND gate (U1) at the input of
the first flip-flop assures that only a single 0is possible while the registers are being
selected.
STRB for the Transmitter is derived from the CLK output of Transmitter, and is gated by
the same signals that select the data. It is important that no glitchesappear on the TAXI
STRB input, since that will cause false data to be sent, and will disrupt the information
transfer. To assure that any race-caused glitches appearing at the output of the four
input NAND gate (U2) are suppressed, the counter must be clocked on the falling edge
of the CLK. This assures that, during the time the outputs are changing, the lowon the
CLK input of the two input NAND gate (U3) will suppress anything happening on the
other input. When CLK rises, it will be the only signal active, and there should be no
false strobes. This configuration also assures the longest possible setup time for the
output of the data registers, since the STRB happens immediately before the outputs
change, and a full byte time before they change again. The other gates (U4, U5, U6) are
only buffer and inverters used to assure proper signal sense, and fanout. They may not
be needed in all systems.
Only four stages of shift register are required to select the four data registers, and the
fifth stage shown in the figure is used to provide the SYNC character required for some
cascade systems. The output of the fifth stage (ACK1 stands for one SYNC) is used to
ACKsystems that require a SYNC between data words. The output of the fourth stage
(ACK0 stands for no SYNC) can be used for ACK n systems that expect to send
contiguous data, and no SYNCs between words (auto-repeat cascade). Either of these
outputs can be connected back to the DATA STRB input if the system is to run automati-
cally, as in data sampling systems.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Am7968-125LMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-175DC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175DMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175LMC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969 | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM7968-125JCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-125JC-G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7968-125LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-125LEB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-125LKC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。