參數(shù)資料
型號(hào): AM7968-125JC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 通用總線功能
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: LINE DRIVER, PQCC28
封裝: PLASTIC, LCC-28
文件頁(yè)數(shù): 65/127頁(yè)
文件大?。?/td> 730K
代理商: AM7968-125JC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
61
TAXIchip Integrated Circuits Technical Manual
using the Sync symbol to define byte boundaries. If the byte boundaries must be
re-aligned (on power-up or re-acquisition of signal), the logic will ensure that the CLK is
stretched (never shortened) upon re-sync to the new byte alignment. Due to this
behavior, the CLK output from the Receiver is not suitable as a direct frequency
reference for another TAXI Transmitter or Receiver. CLK is intended to be used by the
host system as a clock synchronous with the received data.
Figure 4-2
Casc aded Rec eiver Cloc k Connec tions
SERIN– SERIN+
SERIN– SERIN+
SERIN– SERIN+
12.5 MHz
Crystal
OSC
RX1
Am7969
(Primary Receiver)
V
CC
CNB
CLK
X2
X1
IGM
DMS
RX2
Am7969
IGM
X1
DMS
RX3
Am7969
IGM
X1
DMS
CNB
CNB
X2
X2
N/C
From Serial Media
12330E-6
4.2.1 Casc ade Mode Rec eivers (Am7969-125 Only)
When using an on-board TTL clock source, Receivers which are in Cascade mode
should have their X1 pin tied to the Crystal Oscillator and their X2 pin grounded.
Figure 4-2 shows a typical cascaded Receiver clock connection. The frequency source
for the Local mode Receiver should be either a crystal oscillator (as shown) or another
external TTL source. It should not be the CLK output of another Receiver. As discussed
above, the CLK output from the Receiver is not suitable as a frequency source for other
TAXI Receivers.
5.0 INT ERFACING WIT H T HE S ERIAL MEDIA
The Am7968/Am7969 TAXlchip set is capable of providing a high speed point-to-point
serial link over fiber-optic, coaxial, or twisted pair media. The choice of the appropriate
medium depends primarily on line length and data rate. This chapter discusses the
issues involved in media choice and the requirements for driving different types of
media.
Any TAXIchip set to media interface design must first take into account the electrical
properties of the TAXI Transmitter and TAXI Receiver. The Transmitter serial output
drivers are open emitter, emitter followers which generate pseudo-ECL (PECL) levels
when terminated by pull-down resistors to a voltage more negative than V
OL
. PECL is
ECL referenced to the +5 V supply, so that V
OH
= (5–0.8) and V
OL
= (5–1.8) volts. A safe
termination voltage which guarantees meeting V
OL
is 3 V or less. The Receiver input is a
long-tailed pair which will switch on 50 mV differential input voltage, with a large
相關(guān)PDF資料
PDF描述
Am7968-125LMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175DC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175DMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7968-175LMC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969 TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7968-125JCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-125JC-G 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM7968-125LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-125LEB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter
AM7968-125LKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)