- 您現在的位置：買賣IC網 > PDF目錄366548 > Am7968-125DKC (Advanced Micro Devices, Inc.) TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) PDF資料下載
參數資料
| 型號： | Am7968-125DKC |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| 中文描述： | TAXIchip集成電路（透明異步Xmitter，接收器接口） |
| 文件頁數： | 12/127頁 |
| 文件大?。?/td> | 730K |
| 代理商： | AM7968-125DKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁
AMD
8
Am7968/Am7969
Am7969 TAXIchip Receiver
CLK
Clock (TTL Output)
This is a free-running clock output which runs at the byte
rate, and is synchronous with the serial input. It falls at
the time that the Decoder Latch is loaded from the
Shifter, and rises at mid-byte. The CLKoutput of the Re-
ceiver is not suitable as a frequency source for another
TAXI Transmitter or Receiver. It is intended to be used
by the host system as a clock synchronous with the re-
ceived data.
CNB
Catch Next Byte Input (TTL Input)
If this input is connected to the CLKoutput, the Receiver
will be in the Local mode, and each received byte will be
captured, decoded and latched to the outputs.
If the CNBinput is HIGH, it allows the Am7969 Receiver
to capture the first byte after a sync. The Am7969 Re-
ceiver will wait for another sync before latching the data
out, and capturing another. If CNBis toggled LOW, it will
react as if it had decoded a sync byte.
In Cascade mode, CNB nput is typically connected to
an upstream Am7969’s IGMoutput. The first Am7969
Receiver in line will have its CNBinput connected to
V
CC
.
For Am7969-175 applications, an inverter is required
between CLK and CNB for speeds above 140 MHz. See
Figure 3 and Timing Specifications T47A, T47B, T48,
and T49.
CO0 – CO1
Parallel Command Out (TTL Output)
These two outputs reflect the most recent Command
data received by the Am7969 Receiver.
CSTRB
Command Data Strobe (TTL Output)
The rising edge of this output signals the presence of
new Command data on the CO0 – CO3 lines. Command
bits are valid just before the rising edge of CSTRB
DMS
Data Mode Select (Input)
DMS selects the Data pattern width. When it is wired to
GND, the Am7969 Receiver will assume Data to be
eight bits wide, with four bits of Command. When it is
wired to V
CC
the Am7969 Receiver will assume Data to
be nine bits wide, with three bits of Command. If DMSis
left floating (or terminated to 1/2 V
CC
), the Am7969 Re-
ceiver will assume Data to be ten bits wide, with two bits
of Command
.
DO0 – DO7
Parallel Data Out (TTL Outputs)
These eight outputs reflect the most recent Data re-
ceived by the Am7969 Receiver
.
DO8/CO3
Parallel Data (8) Out or Command (3) Out
(TTL Output)
DO8/CO3 output will be either a Data or Command bit,
depending upon the state of DMS
DO9/CO2
Parallel Data (9) Out or Command (2) Out
(TTL Output)
DO9/CO2
output will be either a Data or Command bit,
depending upon the state of DMS
DSTRB
Output Data Strobe (TTL Output)
The rising edge of this output signals the presence of
new Data on the DO0 – DO9
lines. Data is valid just be-
fore the rising edge of DSTRB.
GND1, GND2
Ground
GND1is a TTL I/O Ground, GND2is an internal Logic
and Analog Ground.
IGM
I-Got-Mine (TTL Output)
This pin signals cascaded Am7969 Receivers that their
upstream neighbor has captured its assigned data byte.
IGMfalls at the mid-byte when the first half of a sync
byte is detected in the Shifter. It rises at mid-byte when it
detects a non-sync pattern. During Local mode opera-
tion the IGMsignal is undefined.
RESET
PLL RESET (Input)
This pin is normally left open, but can be momentarily
grounded to force the internal PLL to reactivate lock.
This allows for correction in the unlikely occurance of
PLL Lockup on application of power.
RESET
has an internal pull-up resistor (50 K nominal)
which causes it to float high when left unconnected.
If this board is driven by a board Reset signal, an open
drain (or open collector) style output should be used to
insure the High level signal is at V
CC
.
SERIN+, SERIN–
Differential Serial Data In (ECL Inputs)
Data is shifted serially into the Shifter. The SERIN+and
SERIN–differential ECL inputs accept ECL voltage
相關PDF資料 |
PDF描述 |
|---|---|
| Am7969-125DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7968-175DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-175DKC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| Am7969-125 | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7969-125DC | TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM7968-125DMC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface) |
| AM7968-125JC | 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AM7968-125JCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
| AM7968-125JC-G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM7968-125LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transmitter |
發(fā)布緊急采購，3分鐘左右您將得到回復。