參數(shù)資料
型號(hào): AM29BDS640GTC4WSI
廠商: SPANSION LLC
元件分類: PROM
英文描述: 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
中文描述: 4M X 16 FLASH 1.8V PROM, 20 ns, PBGA80
封裝: 11 X 12 MM, 0.80 MM PITCH, FBGA-80
文件頁數(shù): 25/77頁
文件大小: 1581K
代理商: AM29BDS640GTC4WSI
May 9, 2006 25903C2
Am29BDS640G
29
Data
Sheet
Standard Handshaking Operation
For optimal burst mode performance on devices without the handshaking option,
the host system must set the appropriate number of wait states in the flash de-
vice depending on the clock frequency.
Table 10 describes the typical number of clock cycles (wait states) for various
conditions with A14–A12 set to 101.
Table 10. Wait States for Standard Handshaking
* In the 8-, 16- and 32-word burst read modes, the address pointer does not cross
64-word boundaries (addresses which are multiples of 3Fh).
Burst Read Mode Configuration
The device supports four different burst read modes: continuous mode, and 8,
16, and 32 word linear wrap around modes. A continuous sequence begins at the
starting address and advances the address pointer until the burst operation is
complete. If the highest address in the device is reached during the continuous
burst read mode, the address pointer wraps around to the lowest address.
For example, an eight-word linear burst with wrap around begins on the starting
burst address written to the device and then proceeds until the next 8 word
boundary. The address pointer then returns to the first word of the burst se-
quence, wrapping back to the starting location. The sixteen- and thirty-two linear
wrap around modes operate in a fashion similar to the eight-word mode.
Table 11 shows the address bits and settings for the four burst read modes.
Table 11. Burst Read Mode Settings
Note: Upon power-up or hardware reset the default setting is continuous.
Burst Active Clock Edge Configuration
By default, the device will deliver data on the rising edge of the clock after the
initial synchronous access time. Subsequent outputs will also be on the following
rising edges, barring any delays. The device can be set so that the falling clock
Conditions at Address
Typical No. of Clock Cycles after
AVD# Low
40/54 MHz
Initial address is even
7
Initial address is odd
7
Initial address is even,
and is at boundary crossing*
7
Initial address is odd,
and is at boundary crossing*
7
Burst Modes
Address Bits
A16
A15
Continuous
0
8-word linear wrap around
0
1
16-word linear wrap around
1
0
32-word linear wrap around
1
相關(guān)PDF資料
PDF描述
AM29BDS640GTC8WSI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BDS640G 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
AM29BL160CB70ZC 1M X 16 FLASH 3V PROM, 70 ns, PDSO56
AM29C841AJC CMOS SERIES, 10-BIT DRIVER, TRUE OUTPUT, PQCC28
AM29C953DE CMOS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CDIP24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM29BDS643GT5KVAI 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays
AM29BL802CB-65RZET 制造商:Spansion 功能描述:
AM29C01WW WAF 制造商:Advanced Micro Devices 功能描述:
AM29C10API 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM29C10AWW DIE 制造商:Advanced Micro Devices 功能描述: