- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5702 (Asahi Kasei Microsystems Co.,Ltd) 4-Channel ADC with PLL & MIC-AMP PDF資料下載
參數(shù)資料
| 型號： | AK5702 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 4-Channel ADC with PLL & MIC-AMP |
| 中文描述： | 4通道ADC，帶鎖相環(huán) |
| 文件頁數(shù)： | 26/76頁 |
| 文件大?。?/td> | 933K |
| 代理商： | AK5702 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
[AK5702]
MS0623-E-00
2007/06
- 26 -
■
PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)
A reference clock of PLL is selected among the input clocks to MCKI, BCLK or LRCK pin. The required clock to the
AK5702 is generated by an internal PLL circuit. Input frequency is selected by PLL3-0 bits (Table 4).
a) PLL Slave Mode 1 (PLL reference clock: MCKI pin)
BCLK and LRCK inputs should be synchronized with MCKO output. The phase between MCKO and LRCK dose not
matter. MCKO pin outputs the frequency selected by PS1-0 bits (Table 9) and the output is enabled by MCKO bit.
Sampling frequency can be selected by FS3-0 bits (Table 5).
11.2896MHz, 12MHz, 12.288MHz, 13MHz
13.5MHz, 19.2MHz, 24MHz, 26MHz, 27MHz
AK5702
DSP or
μ
P
MCKO
BCLK
LRCK
SDTOA/B
BCLK
LRCK
SDTI
MCKI
1fs
≥
32fs
MCLK
256fs/128fs/64fs/32fs
Figure 21. PLL Slave Mode 1 (PLL Reference Clock: MCKI pin)
The external clocks (MCKI, BCLK and LRCK) should always be present whenever the ADC is in operation (PMADAL
bit = “1” or PMADAR bit = “1” or PMADBL bit = “1” or PMADBR bit = “1”). If these clocks are not provided, the
AK5702 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic
internally. If the external clocks are not present, the ADC should be in the power-down mode (PMADAL= PMADAR =
PMADBL = PMADBR bits = “0”).
b) PLL Slave Mode 2 (PLL reference clock: BCLK or LRCK pin)
Sampling frequency corresponds to 7.35kHz to 48kHz by changing FS3-0 bits (Table 6).
AK5702
DSP or
μ
P
MCKI
BCLK
LRCK
SDTOA/B
BCLK
LRCK
SDTI
1fs
32fs, 64fs
Figure 22. PLL Slave Mode 2 (PLL Reference Clock: LRCK or BCLK pin)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5702VN | 4-Channel ADC with PLL & MIC-AMP |
| AK6002A | Circular Connector; No. of Contacts:8; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-8 RoHS Compliant: No |
| AK6002AF | Circular Connector; No. of Contacts:23; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-99 RoHS Compliant: No |
| AK6002AV | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| AK6004A | Circular Connector; No. of Contacts:26; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:16-26 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5702VN | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel ADC with PLL & MIC-AMP |
| AK5703 | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel 24-bit ADC with PLL & MIC-AMP |
| AK5703EN | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel 24-bit ADC with PLL & MIC-AMP |
| AK5720VT | 功能描述:ADC, Audio 24 bit 96k I2S 16-TSSOP 制造商:akm semiconductor inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:ADC，音頻 分辨率（位）:24 b 采樣率（每秒）:96k 數(shù)據(jù)接口:I2S 電壓源:模擬和數(shù)字 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:1 |
| AK5730 | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel Differential Audio ADC for Line & Mic Inputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。