- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5366 (Asahi Kasei Microsystems Co.,Ltd) Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號(hào)： | AK5366 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| 中文描述： | 24位48KHz的ADC，帶選擇器/美國(guó)PGA / ALC的 |
| 文件頁數(shù)： | 16/43頁 |
| 文件大?。?/td> | 338K |
| 代理商： | AK5366 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ASAHI KASEI
[AK5366
]
MS0309-E-00
2004/05
- 16 -
OPERATION OVERVIEW
System Clock
MCLK (256fs/384fs/512fs), BICK (48fs
～
) and LRCK (fs) clocks are required in slave mode. The LRCK clock input must
be synchronized with MCLK, however the phase is not critical. MCLK frequency is automatically detected in slave mode.
Table 1 shows the relationship of typical sampling frequency and the system clock frequency. Setting of CKS 1-0 bit is
ignored.
MCLK (256fs/384fs/512fs) is required in master mode. MCLK frequency is selected by CKS1-0 bits as shown in Table 2.
In master mode, after setting CKS1-0 bits, there is a possibility the frequency and duty of LRCK and BICK outputs
become an abnormal state.
All external clocks (MCLK, BICK and LRCK) must be present unless PDN pin = “L” and PWN bit = “1”. If these clocks
are not provided, the AK5366 may draw excess current due to its use of internal dynamically refreshed logic. If the
external clocks are not present, place the AK5366 in power-down mode (PDN pin = “L” or PWN bit = “0”). In master
mode, the master clock (MCLK) must be provided unless PDN pin = “L”.
MCLK
384fs
12.288MHz
16.9344MHz
18.432MHz
fs
256fs
8.192MHz
11.2896MHz
12.288MHz
Table 1. System clock example (Slave mode)
512fs
32kHz
44.1kHz
48kHz
16.384MHz
22.5792MHz
24.576MHz
CKS1
0
0
1
1
Table 2. Master clock frequency select (Master mode)
CKS0
0
1
0
1
MCLK
256fs
512fs
384fs
N/A
Default
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5366VQ | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| AK5370 | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| AK5370VF | JT 6C 6#12 SKT GRND PLUG |
| AK5371A | 2ch A/D Converter with USB I/F |
| AK5371AVQ | 2ch A/D Converter with USB I/F |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK53664D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK53664G | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK53664S | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK53664W | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK53664Z | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。