- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5365VQ (Asahi Kasei Microsystems Co.,Ltd) 24-BIT 96KHZ ADC WITH SELETOR/PGA/ALCl PDF資料下載
參數(shù)資料
| 型號(hào)： | AK5365VQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 24-BIT 96KHZ ADC WITH SELETOR/PGA/ALCl |
| 中文描述： | 24位96kHz與SELETOR藝術(shù)發(fā)展局/美國(guó)PGA /淋巴瘤 |
| 文件頁(yè)數(shù)： | 10/41頁(yè) |
| 文件大小： | 286K |
| 代理商： | AK5365VQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)
ASAHI KASEI
[AK5365
]
MS0164-E-01
2002/08
- 10 -
Parameter
Control Interface Timing (3-wire Serial mode):
CCLK Period
CCLK Pulse Width Low
Pulse Width High
CDTI Setup Time
CDTI Hold Time
CSN “H” Time
CSN “
↓
” to CCLK “
↑
”
CCLK “
↑
” to CSN “
↑
”
Control Interface Timing (I
2
C Bus mode):
SCL Clock Frequency
Bus Free Time Between Transmissions
Start Condition Hold Time (prior to first clock pulse)
Clock Low Time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling (Note 17)
SDA Setup Time from SCL Rising
Rise Time of Both SDA and SCL Lines
Fall Time of Both SDA and SCL Lines
Setup Time for Stop Condition
Pulse Width of Spike Noise Suppressed by Input Filter
Symbol
min
typ
max
Units
tCCK
tCCKL
tCCKH
tCDS
tCDH
tCSW
tCSS
tCSH
200
80
80
40
40
150
50
50
ns
ns
ns
ns
ns
ns
ns
ns
fSCL
tBUF
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
tSP
-
4.7
4.0
4.7
4.0
4.7
0
0.25
-
-
4.0
0
100
-
-
-
-
-
-
-
1.0
0.3
-
50
kHz
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
ns
Reset Timing
PDN Pulse Width (Note 18)
PDN “
↑
” to SDTO valid (Note 19)
PWN “
↑
” to SDTO valid (Note 20)
tPD
tPDV
tPDV
150
516
516
ns
1/fs
1/fs
Note 17. Data must be held long enough to bridge the 300ns-transition time of SCL.
Note 18. The AK5365 can be reset by bringing the PDN pin = “L”.
Note 19. This cycle is the number of LRCK rising edges from the PDN pin = “H”.
Note 20. This cycle is the number of LRCK rising edges from the PWN bit = “1”.
Purchase of Asahi Kasei Microsystems Co., Ltd I
2
C components conveys a license under the Philips I
2
C
patent to use the components in the I
C system, provided the system conform to the I
C specifications
defined by Philips.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5366VR | 24-Bit 48kHz ツヒ ADC with Selector/PGA/ALC |
| AK5366 | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| AK5366VQ | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| AK5370 | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| AK5370VF | JT 6C 6#12 SKT GRND PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5365VQP | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:ADC Single Delta-Sigma 96ksps 24-bit Serial 44-Pin LQFP |
| AK5366 | 制造商:AKM 制造商全稱:AKM 功能描述:digital audio 24bit 48kHz A/D converter, |
| AK53664D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK53664G | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK53664S | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。