- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5359VT (Asahi Kasei Microsystems Co.,Ltd) 24-Bit 192kHz ツヒ ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AK5359VT |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 24-Bit 192kHz ツヒ ADC |
| 中文描述： | 24位192kHz的ツヒ模數(shù)轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 12/18頁(yè) |
| 文件大?。?/td> | 145K |
| 代理商： | AK5359VT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
ASAHI KASEI
[AK5359]
MS0428-E-00
2005/09
- 12 -
Power down
The AK5359 is placed in the power-down mode by bringing PDN pin “L” and the digital filter is also reset at the same
time. This reset should always be done after power-up. In the power-down mode, the VCOM are AGND level. An analog
initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO becomes available after
4129 cycles of LRCK clock in master mode or 4132 cycles of LRCK clock in slave mode. During initialization, the ADC
digital data outputs of both channels are forced to a 2’s complement “0”. The ADC outputs settle in the data
corresponding to the input signals after the end of initialization (Settling approximately takes the group delay time).
Normal Operation
Internal
State
PDN
Power-down
Initialize
Normal Operation
(1)
Idle Noise
GD
GD
“0”data
A/D In
(Analog)
A/D Out
(Digital)
Clock In
MCLK,LRCK,SCLK
(2)
(3)
(4)
“0”data
Idle Noise
Notes:
(1) 4132/fs in slave mode and 4129/fs in master mode.
(2) Digital output corresponding to analog input has the group delay (GD).
(3) A/D outputs “0” data at the power-down state.
(4) When the external clocks (MCLK, SCLK and LRCK) are stopped, the AK5359 should be in the power-down state.
Figure 3. Power-down/up sequence example
System Reset
The AK5359 should be reset once by bringing PDN pin “L” after power-up. In slave mode, the internal timing starts
clocking by the rising edge (falling edge at mode 1) of LRCK after exiting from reset and power down state by MCLK.
The AK5359 is power down state until LRCK is input. In master mode, the internal timing starts when MCLK is input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5365 | 24-BIT 96KHZ ADC WITH SELETOR/PGA/ALCl |
| AK5365VQ | 24-BIT 96KHZ ADC WITH SELETOR/PGA/ALCl |
| AK5366VR | 24-Bit 48kHz ツヒ ADC with Selector/PGA/ALC |
| AK5366 | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
| AK5366VQ | Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5361024BW | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:1,048,576 Word by 36 Bit CMOS Dynamic Random Access Memory |
| AK5361024BW_09 | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:Dynamic Random Access Memory |
| AK5361024D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK5361024G | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK5361024S | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:32,768 x 32 Bit CMOS / BiCMOS Static Random Access Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。