參數(shù)資料
型號(hào)： AK4707
廠商： Asahi Kasei Microsystems Co.,Ltd
英文描述： AV SCART Switch
中文描述： 影音SCART開(kāi)關(guān)
文件頁(yè)數(shù)： 26/42頁(yè)
文件大?。?/td> 418K
代理商： AK4707
ASAHI KASEI
[AK4707]
MS0551-E-00
2006/10
- 26 -
6.
Control Interface
I
2
C-bus Control Mode
1. WRITE Operations
Figure 7 shows the data transfer sequence in I
2
C-bus mode. All commands are preceded by a START condition. A HIGH
to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 13). After the START
condition, a slave address is sent. This address is 7bits long followed by an eighth bit that is a data direction bit (R/W).
The most significant seven bits of the slave address are fixed as “0010001”. If the slave address match that of the
AK4707, the AK4707 generates the acknowledge and the operation is executed. The master must generate the
acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (Figure 15). A
“1” for R/W bit indicates that the read operation is to be executed. A “0” indicates that the write operation is to be
executed. The second byte consists of the address for control registers of the AK4707. The format is MSB first, and those
most significant 3-bits are fixed to zeros (Figure 9). The data after the second byte contain control data. The format is
MSB first, 8bits (Figure 10). The AK4707 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 13).
The AK4707 can execute multiple one byte write operations in a sequence. After receipt of the third byte, the AK4707
generates an acknowledge, and awaits the next data again. The master can transmit more than one byte instead of
terminating the write cycle after the first data byte is transferred. After the receipt of each data, the internal address
counter is incremented by one, and the next data is taken into next address automatically. If the address exceeds 09H prior
to generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW (Figure 15) except for the START and the STOP
condition.
S
T
A
R
T
Slave
Address
Address(n)
SDA
A
C
K
A
C
K
S
A
C
K
Sub
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
A
C
K
R/W= “0”
A
C
K
Figure 7. Data transfer sequence at the I
2
C-bus mode
0
0
1
0
0
0
1
R/W
Figure 8. The first byte
0
0
0
A4
A3
A2
A1
A0
Figure 9. The second byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 10. Byte structure after the second byte
相關(guān)PDF資料
PDF描述
AK4707EQ AV SCART Switch
AK4708 AV SCART Switch with Two RGB Outputs
AK4708EQ AV SCART Switch with Two RGB Outputs
AK502 AK SERIES VERTICAL
AK550 AK SERIES VERTICAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4707EQ 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART Switch
AK4708 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART Switch with Two RGB Outputs
AK4708EQ 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART Switch with Two RGB Outputs
AK4709 制造商:AKM 制造商全稱:AKM 功能描述:Low Power AV SCART Switch
AK4709EQ 制造商:AKM 制造商全稱:AKM 功能描述:Low Power AV SCART Switch
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*