- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385094 > AK4648 (Asahi Kasei Microsystems Co.,Ltd) Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4648 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類(lèi)： | Codec |
| 英文描述： | Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 立體聲編解碼器麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁(yè)數(shù)： | 81/119頁(yè) |
| 文件大?。?/td> | 1272K |
| 代理商： | AK4648 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
[AK4648]
MS0625-E-01
2007/06
- 81 -
■
Serial Control Interface
The AK4648 supports the fast-mode I
2
C-bus (max.: 400kHz). Pull-up resistors at SDA and SCL pins should be connected
to (TVDD+0.3) V or less voltage.
1. WRITE Operations
Figure 60 shows the data transfer sequence for the I
2
C-bus mode. All commands are preceded by a START condition. A
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 66). After the
START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit that is a data direction bit
(R/W). The most significant six bits of the slave address are fixed as “001001”. The next bit is CAD0 (device address bit).
This bit identifies the specific device on the bus. The hard-wired input pin (CAD0 pin) sets these device address bits
(Figure 61). If the slave address matches that of the AK4648, the AK4648 generates an acknowledge and the operation is
executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the
acknowledge clock pulse (Figure 67). A R/W bit value of “1” indicates that the read operation is to be executed. A “0”
indicates that the write operation is to be executed.
The second byte consists of the control register address of the AK4648. The format is MSB first, and those most
significant 2-bits are fixed to zeros (Figure 62). The data after the second byte contains control data. The format is MSB
first, 8bits (Figure 63). The AK4648 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 66).
The AK4648 can perform more than one byte write operation per sequence. After receiving the third byte the AK4648
generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the
write cycle after the first data byte is transferred. After receiving each data packet the internal 6-bit address counter is
incremented by one, and the next data is automatically taken into the next address. If the address exceeds 27H prior to
generating a stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The data on the SDA line must remain stable during the HIGH period of the clock. The HIGH or LOW state of the data
line can only change when the clock signal on the SCL line is LOW (Figure 68) except for the START and STOP
conditions.
SDA
Slave
Address
S
S
T
A
R
T
R/W="0"
A
C
K
Sub
Address(n)
A
C
K
Data(n)
A
C
K
Data(n+1)
A
C
K
A
C
K
Data(n+x)
A
C
K
P
S
T
O
P
Figure 60. Data Transfer Sequence at the I
2
C-Bus Mode
0
0
1
0
0
1
CAD0
R/W
(The CAD0 should match with CAD0 pin)
Figure 61. The First Byte
0
0
A5
A4
A3
A2
A1
A0
Figure 62. The Second Byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 63. Byte Structure after the second byte
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4648EC | Stereo CODEC with MIC/HP/SPK-AMP |
| AK4650 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4650VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
| AK4651 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
| AK4651VG | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4648EC | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Stereo CODEC with MIC/HP/SPK-AMP |
| AK4649 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP |
| AK4649ECB | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:24bit Stereo CODEC with MIC/SPK-AMP |
| AK4649VN | 功能描述:IC CODEC AUDIO 32QFN 制造商:akm semiconductor inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):初步 類(lèi)型:音頻 數(shù)據(jù)接口:I2C 分辨率（位）:24 b ADC/DAC 數(shù):1 / 1 三角積分:- 信噪比，ADC/DAC（db）（典型值）:- 動(dòng)態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤(pán) 供應(yīng)商器件封裝:32-QFN（5x5） 標(biāo)準(zhǔn)包裝:1,000 |
| AK4650 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。