
ASAHI KASEI
[AK4626A]
MS0397-E-00
2005/06
- 6 -
No. Pin Name
23
LOUT3
24
ROUT3
25
LOUT2
26
ROUT2
27
LOUT1
28
ROUT1
29
TST5
I/O
O
O
O
O
O
O
I
Function
DAC3 Lch Analog Output Pin
DAC3 Rch Analog Output Pin
DAC2 Lch Analog Output Pin
DAC2 Rch Analog Output Pin
DAC1 Lch Analog Output Pin
DAC1 Rch Analog Output Pin
Test pin (Internal pull-down pin)
This pin should be left floating or connected to AVSS.
No Connect
No internal bonding.
Lch Analog Input Pin
Rch Analog Input Pin
Zero Input Detect 2 Pin (Note 2)
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input data,
this pin goes to “H”. And when RSTN bit is “0”, PWDAN pin is “0”, this pin goes to
“H”. It always is in “L” when P/S is “H”.
Analog Input Overflow Detect Pin (Note 3)
This pin goes to “H” if the analog input of Lch or Rch overflows.
Common Voltage Output Pin, AVDD/2
Large external capacitor around 2.2μF is used to reduce power-supply noise.
Positive Voltage Reference Input Pin, AVDD
Analog Power Supply Pin, 4.5V
~
5.5V
Analog Ground Pin, 0V
Zero Input Detect 1 Pin (Note 2)
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input data,
this pin goes to “H”. And when RSTN bit is “0”, PWDAN pin is “0”, this pin goes to
“H”. Output is selected by setting DZFE pin when P/S is “H”.
Master Clock Input Pin
Parallel/Serial Select Pin
“L”: Serial control mode, “H”: Parallel control mode
Audio Data Interface Format 0 Pin in parallel control mode
Chip Select Pin in 3-wire serial control mode
This pin should be connected to DVDD at I
2
C bus control mode
Audio Data Interface Format 1 Pin in parallel control mode
Control Data Clock Pin in serial control mode
I2C = “L”: CCLK (3-wire Serial), I2C = “H”: SCL (I
2
C Bus)
Loopback Mode 0 Pin in parallel control mode
Enables digital loop-back from ADC to 3 DACs.
Control Data Input Pin in serial control mode
I2C = “L”: CDTI (3-wire Serial), I2C = “H”: SDA (I
2
C Bus)
TDM I/F Format Mode Pin (Note 1)
“L”: Normal mode, “H”: TDM mode
30
NC
-
31
32
33
LIN
RIN
DZF2
I
I
O
OVF
O
34
VCOM
O
35
36
37
38
VREFH
AVDD
AVSS
DZF1
I
-
-
O
39
40
MCLK
P/S
I
I
DIF0
CSN
I
I
41
DIF1
SCL/CCLK
I
I
42
LOOP0
I
43
SDA/CDTI
I/O
44
TDM0
I
Notes: 1. SDOS, SMUTE, DFS0, and TDM0 pins are ORed with register data if P/S = “L”.
2. The group 1 and 2 can be selected by DZFM3-0 bits if P/S = “L” and DZFE = “L”.
3. This pin becomes OVF pin if OVFE bit is set to “1” at serial control mode.
4. All digital input pins except for pull-down should not be left floating.