- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4565VF (Asahi Kasei Microsystems Co.,Ltd) LOW POWER 20BIT CODEC WITH BUILT IN ALC PDF資料下載
參數(shù)資料
| 型號： | AK4565VF |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| 中文描述： | 低功耗20位編解碼器中的ALC的建造 |
| 文件頁數(shù)： | 15/33頁 |
| 文件大小： | 249K |
| 代理商： | AK4565VF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
ASAHI KASEI
[AK4565]
MS0132-E-01
2003/05
- 15 -
n
ALC Operation
1. ALC Limiter Operation
During the ALC limiter operation, when either Lch or Rch exceed ALC limiter detection level (LMTH), IPGA value is
attenuated by ALC limiter ATT step (LMAT1-0) automatically. Then the IPGA value is changed commonly for L/R
channels in IPGA.
When ZELMN = “1”, timeout period is set by LTM1-0 bits. The operation for attenuation is done continuously until the
input signal level becomes LMTH or less. After finishing the operation for attenuation, if ALC bit does not change into
“0”, the operation of attenuation repeats when the input signal level exceed LMTH.
When ZELMN = “0”, the ALC1 limiter operation is attenuated by the set of ZTM1-0 bits. IPGA value is attenuated by
zero crossing detection automatically.
When FR bit is “0”, the ALC operation corresponds to the impulse noise. Then if the impulse noise is supplied at ZELMN
= “0”, the ALC recovery operation becomes the faster period than a set of ZTM1-0 bits. In case of ZELMN = “1”, it
becomes the same period as LTM1-0 bits.
When FR bit is “1”, the ALC operation is done by normal period.
2. ALC Recovery Operation
The ALC recovery operation waits until a time of setting WTM1-0 bits after completing the ALC limiter. If the input signal
does not exceed “ALC recovery waiting counter reset level (LMTH)”, the ALC recovery operation is done. The IPGA
value increases automatically by this operation up to the set reference level (REF6-0 bits). Then the IPGA value is set for
L/R commonly. The ALC recovery operation is done at a period set by WTM1-0 bits.
When L/R channels in IPGA are detected by zero crossing operation during WTM1-0, the ALC recovery operation waits
until WTM1-0 period and the next recovery operation is done.
During the ALC recovery operation or the recovery waiting, when either input signal level of L/R channels in IPGA exceed
the ALC limiter detection level (LNTH), the ALC recovery operation changes into the ALC limiter operation immediately
In case of “ALC recovery waiting counter reset level (LMTH)
≤
IPGA Output Signal < ALC limiter detection level
(LMTH)” during the ALC recovery operation, the waiting timer of ALC recovery operation is reset. Therefore, in case of
“ALC recovery waiting counter reset level (LMTH) > IPGA Output Signal”, the waiting timer of ALC recovery operation
starts.
If the impulse noise is supplied at FR = “0”, the ALC recovery operation becomes the faster period than a set of ZTM1-0
and WTM1-0 bits. When FR bit is “1”, the ALC operation is done by normal period.
Other:
When a channel of one side enters the limiter operation during the waiting zero crossing, the present ALC recovery
operation stops, according as the small value of IPGA (a channel of waiting zero crossing), the ALC limiter operation
is done.
When both channels are waiting for the next ALC recovery operation, the ALC limiter operation is done from the
IPGA value of a point in time.
ZTM1-0 bits set zero crossing timeout and WTM1-0 bits sets the ALC recovery operation period. When the ALC
recovery waiting time (WTM1-0 bits) is shorter than zero crossing timeout period of ZTM1-0 bit, the ALC recovery
is operated by the zero crossing timeout period of ZTM1-0 bit. Therefore, in this case the auto recovery operation
period is not constant.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4566 | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4569 | 20-Bit Stereo CODEC with IPGA & HP-AMP |
| AK4569VN | 20-Bit Stereo CODEC with IPGA & HP-AMP |
| AK4584VQ | 24Bit 96kHz Audio CODEC with DIT/DIR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4566 | 制造商:AKM 制造商全稱:AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 制造商:AKM 制造商全稱:AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4568AER | 功能描述:IC CODEC LOW POWER 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時(shí)間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4569 | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with IPGA & HP-AMP |
| AK4569VN | 制造商:AKM 制造商全稱:AKM 功能描述:20-Bit Stereo CODEC with IPGA & HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。