- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4562 (Asahi Kasei Microsystems Co.,Ltd) LOW POWER 20BIT CODEC WITH PGA PDF資料下載
參數(shù)資料
| 型號： | AK4562 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | LOW POWER 20BIT CODEC WITH PGA |
| 中文描述： | 低功耗20位編解碼器美巡賽 |
| 文件頁數(shù)： | 24/29頁 |
| 文件大?。?/td> | 167K |
| 代理商： | AK4562 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁
ASAHI KASEI
[AK4562]
MS0031-E-00
2000/05
- 24 -
Write command
When D/C bit is “1”, 8 bit data after information bits indicates a command.
SCK
SSI
0
1
2
3
4
5
6
7
8
9
10
ST W R
D0
D1
D2
D3
D4
D5
D6
D7
C
D0-D3:
D0-D7:
Device Code
Instruction Code
11
12
13
0
1
2
ST W R
D
Internal W rite Timing
Figure 19. Write Command Timing
Device code
D0-3 bits are the device code, the bus can be connected to maximum 16 devices, however, and the device code
is fixed to 05H in the AK4562.
Instruction code
The following instruction is set by D4-D7 bits.
Instruction Code
D5
0
D4
0
D6
0
D7
0
Command
Function
RESET
Only the contents of control register are reset.
When the next data is data write, the address is sent.
If not so, this command is invalidated.
Invalidity
Auto increment mode of address
Holds this state until sending the next ADEC and AHOLD.
Auto decrement mode of address
Holds this state until sending the next AINC and AHOLD.
Fixed mode of address
Holds this state until sending the next AINC and ADEC.
1
0
0
0
ADRSL
0
1
0
0
NOP
1
1
0
0
AINC
0
0
1
0
ADEC
1
0
1
0
AHOLD
0
1
1
0
- - - - -
1
1
0
1
1
1
1
1
NOP
Invalidity
RESET
Only the contents of control register are reset.
Table 6. SSB Instruction
SSB I/F becomes disable by PDN = “L”, it is set to address = “00H”, AHOLD mode. Therefore, after exiting
PDN = “L” at power-on, SSB I/F is enabled by writing command (including NOP) of a appointed device code
and accepts data WRITE ever since.
Data write
When D/C bit is “0”, 8 bit data after the information bits indicates Data. If ADRSL command is sent just before
the data is written as the address. The control data is sent in the other case.
SCK
SSI
0
1
2
3
4
5
6
7
8
9
10
ST WR
D0 D1 D2 D3 D4 D5 D6 D7
D
D0-D7: Address or Control Data
11
12 13
0
1
2
ST WR D
Internal Write Timing
Figure 20. Data Write Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4562VN | LOW POWER 20BIT CODEC WITH PGA |
| AK4563A | Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4563AVF | Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4564 | 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
| AK4564VQ | 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4562VN | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER 20BIT CODEC WITH PGA |
| AK4563A | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4563AVF | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 16bit 4ch ADC & 2ch DAC with ALC |
| AK4564 | 制造商:AKM 制造商全稱:AKM 功能描述:16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
| AK4564VQ | 制造商:AKM 制造商全稱:AKM 功能描述:16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。