- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4544A (Asahi Kasei Microsystems Co.,Ltd) AC97 MULTIMEDIA AUDIO CODEC WITH SRC PDF資料下載
參數(shù)資料
| 型號： | AK4544A |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | AC97 MULTIMEDIA AUDIO CODEC WITH SRC |
| 中文描述： | AC97多媒體音頻編解碼器與SRC |
| 文件頁數(shù)： | 19/35頁 |
| 文件大?。?/td> | 381K |
| 代理商： | AK4544A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
[ASAHI KASEI] [AK4544A]
<MS0026-E-00> - 19 -
n
Mixer Registers
Each Register is 16 bit wide.
Note: The AK 4544A outputs “valid” 0000h if the controller reads an unused or invalid register address.
Reg
Num
00h
02h
Name
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default
Reset
Master Volume
0
“
0
”
X
“
1
”
ML5
“
0
”
ML4
“
1
”
ML3
“
1
”
ML2
“
0
”
ML1
“
1
”
ML
0
ML
0
X
X
X
X
GL0
GL0
GL0
GL0
GL0
SL0
GL0
MS
X
PR0
X
X
SR8
SR8
“
1
”
“
1
”
“
0
”
X
“
1
”
X
“
0
”
MR5
“
1
”
MR4
“
0
”
MR3
“
0
”
MR2
“
0
”
MR1
“
0
”
MR0
2D50h
8000h
Mute
04
LNLVL Volume
Mute
X
ML5
ML4
ML3
ML2
ML1
X
X
MR5
MR4
MR3
MR2
MR1
MR0
8000h
06h
0Ah
0Ch
0Eh
10h
12h
14h
16h
18h
1Ah
1Ch
20h
22h
26h
28h
2Ah
2Ch
32h
7Ch
7Eh
*) Vender ID of AK M is “AKM” :This ID has been approved by Intel.
*) The AK 4544A outputs “X” bits as “0”.
*) A write on “Invalid” registers will not affect operation of the AK 4544A.
*) ANL, DAC, ADC Bit in register 26h are all “0” following cold reset. When each section is ready for normal
operation, the coresponding bit becomes “1”. The Powerdown register(26h) is not affected by a write to Reset
register(0h). See “Mixer Registers” in AC’97 specification for details. Vref is controlled only by PR3.
Master Volume Mono
PC_BEEP Volume
Phone Volume
Mic Volume
Line In Volume
CD Volume
Video Volume
Aux Volume
PCM Out Volume
Record Select
Record Gain
General Purpose
3D Control
Powerdown Ctrl/Stat
Extended Audio ID
Ext’d audio Stat/Ctrl
PCM Front DAC Rate
PCM LR ADC Rate
Vendor ID1
Vendor ID2(AK4544A)
Mute
Mute
Mute
Mute
Mute
Mute
Mute
Mute
Mute
X
Mute
POP
X
PR7
ID1
X
SR15
SR15
“
0
”
“
0
”
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
3D
X
PR5
X
X
SR13
SR13
“
0
”
“
0
”
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
MR5
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
SR5
SR5
“
0
”
“
0
”
MR4
PV3
GN4
GN4
GR4
GR4
GR4
GR4
GR4
X
X
X
X
X
X
X
SR4
SR4
“
0
”
“
0
”
MR3
PV2
GN3
GN3
GR3
GR3
GR3
GR3
GR3
X
GR3
X
DP3
REF
X
X
SR3
SR3
“
1
”
“
0
”
MR2
PV1
GN2
GN2
GR2
GR2
GR2
GR2
GR2
SR2
GR2
X
DP2
ANL
X
X
SR2
SR2
“
0
”
“
1
”
MR1
PV0
GN1
GN1
GR1
GR1
GR1
GR1
GR1
SR1
GR1
X
DP1
DAC
X
X
SR1
SR1
“
1
”
“
1
”
MR0
X
GN0
GN0
GR0
GR0
GR0
GR0
GR0
SR0
GR0
X
DP0
ADC
VRA
VRA
SR0
SR0
“
1
”
“
0
”
8000h
0000h
8008h
8008h
8808h
8808h
8808h
8808h
8808h
0000h
8000h
0000h
0000h
Na
X201h
0000h
BB80h
BB80h
414Bh
4D06h
20dB
X
X
X
X
X
X
X
X
X
X
X
X
SR6
SR6
“
1
”
“
0
”
GL4
GL4
GL4
GL4
GL4
X
X
X
X
PR4
X
X
SR12
SR12
“
0
”
“
0
”
GL3
GL3
GL3
GL3
GL3
X
GL3
X
X
PR3
X
X
SR11
SR11
“
0
”
“
1
”
GL2
GL2
GL2
GL2
GL2
SL2
GL2
X
X
PR2
X
X
SR10
SR10
“
0
”
“
1
”
GL1
GL1
GL1
GL1
GL1
SL1
GL1
MIX
X
PR1
AMAP
X
SR9
SR9
“
0
”
“
0
”
DFC
X
PR6
ID0
X
SR14
SR14
“
1
”
“
1
”
LPBK
X
X
X
X
SR7
SR7
“
0
”
“
0
”
n
Reset Register (Index 00h)
<Write>
When any value is written to the AK 4544A, all registers including 2Ah, 2Ch, and 32h in the AK 4544A except for 26h
Powerdown/Control Register are reset to default values. The value of this register is not altered.
<Read>
Reading this register returns “2D50h”composed of the ID code of the part, a code for the type of 3D enhancement, 18
bit ADC/DAC resolution, and a code for True Line Level Out.
*Setting D14 – D10 “01011” means AK M 3D enhancement which is registered in Audio Codec ’97 Component
Specification Rev 1.03 and 2.1 .
*Setting D8 “1” means 18bit ADC resolution and D6”1” means 18bit DAC resolution.
*Setting D4 “1” means True Line Level Out is supported with Volume Control(Index 04h).
n
Play Master Volume Registers (Index 02h,06h) and LINVL(True Line Level Out) Volume Register(Index 04h)
The following table shows the relationship between bits and the attenuation value with step size of 1.5dB. The
AK 4544A has a range of 0dB to –46.5dB. The AK 4544A does not support the optional MX5 bit.
The AK4544A
detect
s
when MX5 is set and set all 5 L SBs to 1s.
Example: When t
he driver
writes a “01xxxxx”
the AK4544A
interpret that as “0011111”. When this register is read, the return value is “0011111”.
Mute
0
0
0
0
MX5
0
0
0
0
MX4
0
0
0
0
MX3
0
0
0
0
MX2
0
0
0
0
MX1
0
0
1
1
MX0
0
1
0
1
Att.
0dB
-1.5dB
-3.0dB
-4.5dB
-------------------------------------------------------------------------
0
1
1
0
1
1
-------------------------------------------------------------------------
1
X
X
-------------------------------------------------------------------------
X
X
X
0
0
1
1
1
1
0
1
-45.0dB
-46.5dB
0
X
X
X
-46.5dB
1
X
X
X
Mute
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4544AVQ | CABLE ASSEMBLY; BNC MALE TO N MALE; 50 OHM, RG223/U COAX, DOUBLE SHIELDED; 36" CABLE LENGTH |
| AK4544 | AC97 MULTIMEDIA AUDIO CODEC WITH SRC |
| AK4545 | AC97 AUDIO CODEC WITH SRC AND DIT |
| AK4545VQ | AC97 AUDIO CODEC WITH SRC AND DIT |
| AK4551 | LOW POWER & SMALL PACKAGE 20BIT CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4544AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:AC97 MULTIMEDIA AUDIO CODEC WITH SRC |
| AK4545 | 制造商:AKM 制造商全稱:AKM 功能描述:AC97 AUDIO CODEC WITH SRC AND DIT |
| AK4545VQ | 制造商:AKM 制造商全稱:AKM 功能描述:AC97 AUDIO CODEC WITH SRC AND DIT |
| AK4550 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.C FOR AK4550 |
| AK4550VT | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER & SMALL PACKAGE 16BIT CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。