參數(shù)資料
型號: AK4544A
廠商: Asahi Kasei Microsystems Co.,Ltd
元件分類: Codec
英文描述: AC97 MULTIMEDIA AUDIO CODEC WITH SRC
中文描述: AC97多媒體音頻編解碼器與SRC
文件頁數(shù): 14/35頁
文件大小: 381K
代理商: AK4544A
[ASAHI KASEI] [AK4544A]
<MS0026-E-00> - 14 -
When codec ID configuration bits1 and 0 which are set by codec ID configuration 45/46 strapping pins(codec ID0# pin
and ID1# pin) are set to zero(00), the frame is aimed for the Primary codec. And when codec ID configuration bit1 and
0 are set to non-zero values(01, 10, or 11), the frame is meant for Secondary codec.
A new audio output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the
immediately following falling edge of BIT_CLK, the AK4544A samples the assertion of SYNC. This falling edge marks the time
when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AC ’97 controller
transitions SDATA_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-link on a rising
edge of BIT_CLK, and subsequently sampled by the AK4544A on the following falling edge of BIT_CLK. This sequence ensures
that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.
Data should be sent to the AC’97 codec with MSB first through the SDATA_OUT.
The following table shows the relationship of bit14&13 and the Read/Write operation depending on codec ID
configuration.
Bit 15
Valid Frame
1
1
1
Bit 14: Slot1 Valid Bit
(Command Address)
1
0
1
Bit 13: Slot 2 Valid Bit
(Command Data)
1
1
0
Read/Write Operation of
Primary AK4544A
Read/Write(Normal Operation)
Ignore
Read: Normal Operation
Write: Ignore
Ignore
Read/Write Operation of
Secondary AK4544A
Ignore
Ignore
Ignore
1
0
0
Read/Write(Normal Operation)
AK 4544A Addressing: Slot0 Tag Bits
b)
Slot1:Command Address Port
Slot1 gives the address of the command data, which is given in the slot 2. The AK 4544A has 23 valid registers of
16bit data. See Page19.
Bit15
“1/0”
“1/0”
Bit14
Bit16
Bit17
Bit18
Bit19
“1/0”
Command Address Port
Slot 2
Slot 0
Slot 1
SDATA_OUT
BIT_CLK
“1/0” “1/0”
“0”
“0”
“0”
“0”
Bit9
Bit9
Bit10
Bit12
Bit11
Bit13
“1/0” “1/0” “1/0”
“0”
Bit2
“0”
“0”
Bit16
Bit0
Bit1
Bit17
Bit18
Bit19
Bit 19:
Bit 18:12
Bit 11:0
Read/Write command
Control Register Index (see “Mixer Registers for the detail)
Reserved (“0”)
1=read, 0=write
Bit 18 of this slot1 is equivalent to the most significant bit of the index register address.
The AK 4544A ignores from bit11 to bit0. These bits will be reserved for future enhancement and must be staffed
with 0’s by the AC’97 controller.
c)Slot2:Command Data Port
Bit12
Bit15
“1/0”
“1/0”
Bit14
Bit16
Bit17
Bit18
Bit19
“1/0”
Command Data Port
Slot 3
Slot 1
Slot 2
SDATA_OUT
BIT_CLK
“1/0” “1/0”
“0”
Bit3
Bit4
Bit5
Bit6
Bit13
“1/0” “1/0”
“1/0”
“1/0”
“1/0”
“0”
Bit2
“0”
“0”
Bit16
Bit0
Bit1
Bit17
Bit18
Bit19
Bit19:4
Bit3:0
Control Register Write Data (if bit 19 of slot 1 is “1”, all Bit19:4 should be “0”)
Reserved(“0”)
If bit19 in slot1 is “0”, the AC’97 controller must output Command Data Port data in slot 2
of the same frame
. If the
bit19 in slot1 is “1”, the AK4544A will ignore any Command Data Port data in slot2.
Bit19 of this slot2 is equivalent to D15 bit of mixer register value.
相關(guān)PDF資料
PDF描述
AK4544AVQ CABLE ASSEMBLY; BNC MALE TO N MALE; 50 OHM, RG223/U COAX, DOUBLE SHIELDED; 36" CABLE LENGTH
AK4544 AC97 MULTIMEDIA AUDIO CODEC WITH SRC
AK4545 AC97 AUDIO CODEC WITH SRC AND DIT
AK4545VQ AC97 AUDIO CODEC WITH SRC AND DIT
AK4551 LOW POWER & SMALL PACKAGE 20BIT CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4544AVQ 制造商:AKM 制造商全稱:AKM 功能描述:AC97 MULTIMEDIA AUDIO CODEC WITH SRC
AK4545 制造商:AKM 制造商全稱:AKM 功能描述:AC97 AUDIO CODEC WITH SRC AND DIT
AK4545VQ 制造商:AKM 制造商全稱:AKM 功能描述:AC97 AUDIO CODEC WITH SRC AND DIT
AK4550 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.C FOR AK4550
AK4550VT 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER & SMALL PACKAGE 16BIT CODEC