- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4524VF (Asahi Kasei Microsystems Co.,Ltd) 24BIT 96KHZ AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號： | AK4524VF |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 24BIT 96KHZ AUDIO CODEC |
| 中文描述： | 24位96kHz的音頻編解碼器 |
| 文件頁數(shù)： | 19/31頁 |
| 文件大?。?/td> | 320K |
| 代理商： | AK4524VF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
ASAHI KASEI
[AK4524]
M0050-E-01
1999/5
- 19 -
n
Serial Control Interface
The internal registers are written by the 3 wire uP interface pins: CS, CCLK, CDTI. The data on this interface consists of
Chip address (2bits, C0/1) Read/Write (1bit), Register address (MSB first, 5bits) and Control data (MSB first, 8bits).
Address and data is clocked in on the rising edge of CCLK. Data is latched after the 16th rising edge of CCLK, after a
high-to-low transition of CS. The operation of the control serial port may be completely asynchronous with the audio
sample rate. The maximum clock speed of the CCLK is 5MHz. The CS should be “H” or “L” if no access. The chip address
is fixed to “10”. Writing is invalid for the access to the chip address except for “10”. PD = “L” resets the registers to their
default values.
CS (CIF=0)
CCLK
0
1
2
3
4
5
6
7
8
9
10
11 12
13
14 15
CDTI
C1 C0
A2
A3
A1 A0
A4
D7 D6 D5 D4 D3 D2 D1 D0
R/W
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (Fixed to “10”)
READ/WRITE (Fixed to “1”:WRITE)
Register Address
Control data
CS (CIF=1)
Figure 8. Control I/F Timing
* READ command is not supported.
n
Register Map
Addr
00H
01H
02H
03H
04H
05H
06H
07H
Register Name
Power Down Control
Reset Control
Clock and Format Control
Deem and Volume Control
Lch IPGA Control
Rch IPGA Control
Lch ATT Control
Rch ATT Control
D7
0
0
DIF2
SMUTE
IPGL7
IPGR7
0
0
D6
0
0
DIF1
0
IPGL6
IPGR6
ATTL6
ATTR6
D5
0
0
DIF0
0
IPGL5
IPGR5
ATTL5
ATTR5
D4
0
0
D3
0
0
CKS1
ZTM1
IPGL3
IPGR3
ATTL3
ATTR3
D2
D1
D0
PWVR
0
CKS0
ZTM0
IPGL2
IPGR2
ATTL2
ATTR2
PWAD
RSTAD
DFS1
DEM1
IPGL1
IPGR1
ATTL1
ATTR1
PEDA
RSTDA
DFS0
DEM0
IPGL0
IPGR0
ATTL0
ATTR0
CMODE
ZCEI
IPGL4
IPGR4
ATTL4
ATTR4
Note: For addresses from 08H to 1FH, data is not written.
PD = “L” resets the registers to their default values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4525 | 20BIT STEREO ADC & DAC WITH X TAL OSC |
| AK4525VF | 20BIT STEREO ADC & DAC WITH X TAL OSC |
| AKD4525 | 20BIT STEREO ADC & DAC WITH X TAL OSC |
| AK4527B | HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC |
| AK4527BVQ | HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4524VFP-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:RECOM REPLC AK4620BVF |
| AK4524VM | 制造商:AKM 制造商全稱:AKM 功能描述:24Bit 96kHz Audio CODEC |
| AK4525 | 制造商:AKM 制造商全稱:AKM 功能描述:20BIT STEREO ADC & DAC WITH X TAL OSC |
| AK4525VF | 制造商:AKM 制造商全稱:AKM 功能描述:20BIT STEREO ADC & DAC WITH X TAL OSC |
| AK4527B | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.D FOR AK4527B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。